尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引MC100EP51

    MC100EP51

    购买收藏
     ECL D Flip-Flop with Reset and Differential Clock

    制造商:ON

    中文数据手册

    产品信息

    The MC10/100EP51 is a differential clock D flip-flop with reset. The device is functionally equivalent to the EL51 and LVEL51 devices.
    The reset input is an asynchronous, level triggered signal. Data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs of the EP51 allow the device to be used as a negative edge triggered flip-flop.
    The differential input employs clamp circuitry to maintain stability under open input conditions. When left open, the CLK input will be pulled down to V
    and the CLKbar input will be biased at V
    / 2.
    • 350ps Typical Propagation Delay
    • Maximum Frequency > 3 Ghz Typical
    • PECL Mode Operating Range: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -3.0 V to -5.5 V
    • Open Input Default State
    • Safety Clamp on Inputs
    • Pb-Free Packages are Available

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC100EP51MNR4GONIC FF D-TYPE SNGL 1BIT 8DFN 立即购买
    MC100EP51DTR2GONMC10/100EP51 是一款具有重置功能的差分时钟 D 类触发器。该器件的功能与 EL51 和 LVEL51 器件相同。重置输入为异步、电平触发的信号。当时钟为低电平时数据进入触发器的主部分,然后传输到从部分,并因此在时钟发生正向转换时传输到输出。EP51 的差分时钟输入允许该器件用作下降沿触发的触发器。差分输入采用箝位电路来保持开路输入条件下的稳定性。保持开路时,CLK 输入将下拉至 VEE,CLKbar 输入将在 VCC / 2 处偏置。 立即购买
    MC100EP51DR2GON 立即购买
    MC100EP51DGON 立即购买
    MC100EP51DTGONMC10/100EP51 是一款具有重置功能的差分时钟 D 类触发器。该器件的功能与 EL51 和 LVEL51 器件相同。重置输入为异步、电平触发的信号。当时钟为低电平时数据进入触发器的主部分,然后传输到从部分,并因此在时钟发生正向转换时传输到输出。EP51 的差分时钟输入允许该器件用作下降沿触发的触发器。差分输入采用箝位电路来保持开路输入条件下的稳定性。保持开路时,CLK 输入将下拉至 VEE,CLKbar 输入将在 VCC / 2 处偏置。 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MBR1045MJW3281AMC100EP139MJ15022
    MC10H602MCP47FEB01MJF6388MC100EP16VB
    MCP6547MCP1702MIC4417MC74LVXC3245
    MCP9700MM1Z3B3MC14543BMIC3203
    MCP3304MC74VHC1GT126MIC4609MMBTA63
    Copyright ©2012-2025 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照