尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引NB4L52

    NB4L52

    购买收藏
     2.5 to 5.5 V ECL D Flip-flop w/Differential Reset & Input Termination

    制造商:ON

    中文数据手册

    产品信息

    The NB4L52 is a differential Data and Clock D flip−flop with a differential asynchronous Reset. The differential inputs incorporate internal 50-ohm termination resistors and will accept LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels. When Clock transitions from Low to High, Data will be transferred to the differential LVPECL outputs. The differential Clock inputs allow the NB4L52 to also be used as a negative edge triggered device. The device is housed in a small 3mm x 3mm 16 pin QFN package.
    • Maximum Input Clock Frequency > 4 GHz Typical
    • 330 ps Typical Propagation Delay
    • 145 ps Typical Rise and Fall Times
    • Differential LVPECL Outputs, 750 mV PeaktoPeak, Typical
    • Operating Range: VCC = 2.375 V to 5.5 V with VEE = 0 V

    在线购买

    型号制造商描述购买
    NB4L52MNR2GONNB4L52 是一款差分数据和时钟 D 触发器,带差分异步重置。差分输入结合了内部 50 Ω 端接电阻,接受 LVPECL、LVCMOS、LVTTL、CML 或 LVDS 逻辑电平。当时钟从低电平转换为高电平时,数据将传输到差分 LVPECL 输出。差分时钟输入使得 NB4L52 还能用作负边沿触发器件。该器件采用小型 3mm x 3mm 16 引脚 QFN 封装。 立即购买
    NB4L52MNGON 立即购买

    技术资料

    标题类型大小(KB)下载
    IBIS Model for the NB4L52MN UNKNOW36 点击下载
    QFN16, 3x3, 0.5PPDF55 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    NCL30081NC7SZ374NHP820MFDNCP331
    NC7SZ18NLSX5002NLHV18T3244NCV210
    NUD4001NCP1081NCL30160NV24C512WF
    NB3W1200LNCP337NCV8461NCS2564
    NC7SV125NCP81381NCP5339NV25256WF
    Copyright ©2012-2025 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照