尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引NB3H5150-01

    NB3H5150-01

    购买收藏
     Clock Generator, Multi-Rate, Low Noise 2.5V / 3.3V

    制造商:ON

    产品信息

    The NB3H5150-01 is a high performance Multi−Rate Clock generatorwhich simultaneously synthesizes up to four different frequenciesfrom a single PLL using a 25 MHz input reference. The referencefrequency can be provided by a crystal, LVCMOS/LVTTL, LVPECL,HCSL or LVDS differential signals. The REFMODE pin will selectthe reference source.Three output banks (CLK1A/CLK1B to CLK3A/CLK3B) produceuser selectable frequencies of: 25 MHz, 50 MHz,100 MHz, 125 MHz, or 156.25 MHz and have ultra−low noise/jitterperformance of less than 0.3 ps.The fourth output bank (CLK4A/CLK4B) can produce thefollowing integer and FRAC−N frequencies in pin−strap mode:25 MHz, 33.33 MHz, 50 MHz, 66.66 MHz, 100 MHz, 125 MHz,133.33 MHz, 156.25 MHz or 161.1328 MHz.More programmable frequencies are available via the I2C interfacewith jitter performance of less than 1 ps. Detailed registereddescriptions will be available in a future application note.Each output block can create two single−ended in−phase LVCMOSoutputs or one differential pair of LVPECL outputs.Each of the four output blocks is independently powered by aseparate VDDO, 2.5 V/3.3 V for LVPECL, 1.8 V/2.5 V/3.3 V forLVCMOS.The serial (I2C and SMBUS) interface can program a variety offunctions including the frequencies and output levels of each dividerblock which can be individually enabled and disabled.

      在线购买

      型号制造商描述购买
      NB3H5150-01MNTXGONNB3H5150-01 是一款高性能多速率时钟生长期,可使用 25 MHz 输入参考,基于单个 PLL 同时合成最多四个不同的频率。参考频率可由晶体、LVCMOS/LVTTL、LVPECL、HCSL 或 LVDS 差分信号。REFMODE 引脚选择参考源。三个输出组(CLK1A/CLK1B 至 CLK3A/CLK3B)产生用户可选择的频率: 25 MHz、50 MHz、100 MHz、125 MHz 或 156.25 MHz,并且具有小于 0.3 ps 的超低噪声/抖动性能。第四个输出组 (CLK4A/CLK4B) 可在引脚搭接模式下产生以下整数和 FRAC?N 频率: 25 MHz、33.33 MHz、50 MHz、66.66 MHz、100 MHz、125 MHz、133.33 MHz、156.25 MHz 或 161.1328 MHz。通过 I2C 接口可提供更多可编程频率,且具有不到 1 ps 的抖动性能。在将来的应用说明中会提供详细的注册说明。每个输出块可创建两个单端相内 LVCMOS 输出或一个 LVPECL 输出差分对。在四个输出块中,每个均可通过单独的 VDDO、用于 LVPECL 的 2.5 V/3.3 V、用于 LVCMOS 的 1.8 V/2.5 V/3.3 V 单独供电。串行(I2C 和 SMBUS)接口可编程多种功能,包括每个分频器块的频率和输出电平,并且每个块均可单独启用和禁用。 立即购买

      技术资料

      标题类型大小(KB)下载
      Termination of ECL Logic DevicesPDF176 点击下载
      QFN32 5x5, 0.5PPDF56 点击下载
      NB3H5150 IBIS ModelUNKNOW166 点击下载
      2.5V / 3.3V Low Noise Multi-Rate Clock GeneratorPDF179 点击下载
      可编程的多速率时钟产生器,具备低噪声,适用于电信和网络应用UNKNOW135 点击下载
      NB3H5150 Crystal Oscillator Selector Guide and PCB Layout GuidelinesPDF449 点击下载

      应用案例更多案例

      系列产品索引查看所有产品

      NCP380N01S818HANCP1207BNCP1031
      NSI50150ADNCV33064NUF2114NCP5623D
      NCP3066NCP1397NCS2564NCP148
      NSI45030ANLX1G74NVMFD5C446NLNB6L572M
      NB3N511NTMFD5C674NLNCP360NCS2584
      Copyright ©2012-2025 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照