尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引MC100EP131

    MC100EP131

    购买收藏
     Quad D Flip-Flop with Set, Reset, and Differential Clock

    制造商:ON

    中文数据手册

    产品信息

    The MC10EP131 is a Quad Master-slaved D flip-flop with common set and separate resets. The device is an expansion of the E131 with differential common clock and individual clock enables. With AC performance faster than the E131 device, the EP131 is ideal for applications requiring the fastest AC performance available.
    Each flip-flop may be clocked separately by holding Common Clock (C
    ) LOW and (C
    bar) HIGH, then using the Clock Enable inputs for clocking (C
    and C
    bar).
    Common clocking is achieved by holding the C
    inputs LOW and C
    bar inputs HIGH while using the differential common clock C
    to clock all four flip-flops. When left floating open, any differential input will disable operation due to input pulldown resistors forcing an output default state.
    Individual asynchronous resets (R
    ) and an asynchronous set (SET) are provided.
    Data enters the master when both C
    and C
    are LOW, and transfers to the slave when either C
    or C
    (or both) go HIGH.
    The 100 Series contains temperature compensation.
    • 460ps Typical Propagation Delay
    • Maximum Frequency > 3 GHz Typical
    • Differential Individual and Common Clocks
    • Individual Asynchronous Resets
    • Asynchronous Set
    • PECL Mode Operating Range: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -3.0 V to -5.5 V
    • Open Input Default State
    • Safety Clamp on Inputs
    • Q Output will default LOW with inputs open or at V
    • Pb-Free Packages are Available

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC100EP131MNGON 立即购买
    MC100EP131FAR2GON 立即购买
    MC100EP131FAGON 立即购买

    技术资料

    标题类型大小(KB)下载
    Interfacing with ECLinPSPDF72 点击下载
    Termination of ECL Logic DevicesPDF176 点击下载
    Thermal Analysis and Reliability of WIRE BONDED ECLPDF119 点击下载
    Clock Generation and Clock and Data Marking and Ordering Information GuidePDF71 点击下载
    Phase Lock Loop General OperationsPDF64 点击下载
    IBIS Model for MC100EP131FA VCC at 3.3 VUNKNOW6 点击下载
    3.3V / 5V ECL Quad D Flip Flop with Set, Reset, and Differential ClockPDF164 点击下载
    QFN32, 5x5, 0.5P, 3.1x3.1EPPDF56 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MC74HC597AMCP131MCP6V01MCP39F511
    MIC9130MOC3163MMCP2221AMD0100
    MC100EL04MSC1212Y5MJD117MC100EP33
    MIC2184MCP130MC100LVEL31MIC2193
    MAQ3203MOC3010MMC74HCT595AMIC2800
    Copyright ©2012-2025 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照