尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引MC10EP446

    MC10EP446

    购买收藏
     3.3 V / 5.0 V ECL 8-Bit Differential Parallel to Serial Converter

    制造商:ON

    中文数据手册

    产品信息

    The MC10/100EP446 is an integrated 8-bit parallel to serial data converter. The device is designed with unique circuit topology to operate for NRZ data rates up to 3.2 Gb/s. The conversion sequence from parallel data into a serial data stream is from bit D0 to D7. The parallel input pins D0-D7 are configurable to be threshold controlled by CMOS, ECL, or TTL level signals. The serial data rate output can be selected at internal clock data rate or twice the internal data rate using the CKSEL pin.
    Control pins are provided to reset (SYNC) and disable internal clock circuitry (CKEN). In either CKSEL modes, the internal flip-flops are triggered on the rising edge for CLK and the multiplexers are switched on the falling edge of CLK, therefore, all associated specification limits are referenced to the negative edge of the clock input. Additionally, V
    pin is provided for single-ended input condition.
    The 100 Series devices contain temperature compensation network.
    • 3.2 Gb/s Typical Data Rate Capability
    • Differential Clock and Serial Inputs
    • V
    • Output for Single-ended Input Applications
    • Asynchronous Data Reset (SYNC)
    • PECL Mode Operating Range: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -3.0 V to -5.5 V
    • Open Input Default State
    • Safety Clamp on Inputs
    • Parallel Interface Can Support PECL, TTL and CMOS
    • Pb-Free Packages are Available

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC10EP446FAGONMC10/100EP446 是一个集成的8位并行到串行数据转换器。该设备设计具有独特的电路拓扑,可支持高达3.2 Gb/s的数据速率。 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    Interfacing with ECLinPSPDF72 点击下载
    Termination of ECL Logic DevicesPDF176 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MUX08MC14557BMJW21195MCP6544
    MCP112MCP1631MRF24J40MAMC100EL51
    MCP2561FDMMBF5460MC74VHC1GT125MC10EL31
    MIC4421MAQ4123MCP47FVB22MCP3912
    MCP3906AMM74HC74AMCP87050MC100EP35
    Copyright ©2012-2025 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照