首页产品索引NB6N239S

    NB6N239S

    购买收藏
     3.3 V Any Differential Clock to LVDS, ÷·1/2/4/8 and ÷·2/4/8/16 Clock Divider

    制造商:ON

    中文数据手册

    产品信息

    The NB6N239S is a high-speed, low skew clock divider with two divider circuits, each having selectable clock divide ratios; Div1/2/4/8 and Div 2/4/8/16. Both divider circuits drive LVDS compatible outputs. The NB6N239S is a member of the ECLinPS MAX
    family of high performance clock products.
    • Maximum Clock Input Frequency, 3.0 GHz (1.5 GHz with Div 1)
    • Input Compatible with LVDS/LVPECL/CML/HSTL
    • 120ps Typical Rise/Fall Times
    • Example; 622.08 MHz Input Generates 38.88 MHz to 622.08 MHz outputs
    • Internal 50Ω Termination Provided
    • Divide-by-1 Edge of QA Aligned to QB Divided Output
    • Operating Range: V
    • = 3.0 V to 3.465V with GND = 0
    • Master Reset for Synchronization of Multiple Chips
    • V
    • Reference Output
    • Synchronous Output Disable/Enable
    • Pb-Free Packages are Available

    在线购买

    型号制造商描述购买
    NB6N239SMNR2GONIC CLOCK DIVIDER DIFF LVDS 16QFN 立即购买
    NB6N239SMNGONIC CLOCK DIVIDER 3.3V 16-QFN 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    NOA3315CUTAGNC7SV00NB7VQ572MNCL30081
    NCP12510NLSX5012NCV70514NCN5151
    NE570NB3N4666CNCP308NB3F8L3010C
    NSIC2020JBNCP340NCP1015NBXSBA010
    NCV7342NC7SV19NCP303NV25010WF
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照