首页产品索引NB6L239

    NB6L239

    购买收藏
     2.5 V / 3.3 V Any Differential Clock In to Differential LVPECL Out

    制造商:ON

    中文数据手册

    产品信息

    The NB6L239 is a high-speed, low skew clock divider with two divider circuits, each having selectable clock divide ratios; divide 1/2/4/8 and divide 2/4/8/16. Both divider circuits drive a pair of LVPECL outputs
    • Maximum Clock Input Frequency; ≥ 3GHz
    • Input compatibility with LVDS/LVPECL/CML/HSTL
    • 70 ps Typical Rise/Fall Times
    • 5 ps Typcial Output-to-Output Skew
    • Ex. 622.08MHz Input Generates 38.88MHz to 622.08 MHz Outputs
    • Internal 50 Ω Termination Provided
    • Random Clock Jitter ≤ 1 ps RMS
    • Divide-by-1 Edge of QA Aligned to QB divided Output
    • Operating Range: V
    • = 2.375 V to 3.465 V with V
    • = 0 V
    • Master Reset for Synchronization of Multiple Chips
    • V
    • Reference Output
    • Synchronous Output Disable/Enable
    • Telecom/Datacom Routers, Swithes
    • Pb-Free Packages are Available

    在线购买

    型号制造商描述购买
    NB6L239MNR2GONIC CLOCK DIVIDER HS 16-QFN 立即购买
    NB6L239MNGONIC CLOCK DIVIDER HS 16-QFN 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    Copyright ©2012-2025 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照