The NB3M8T3910G is a 3:1:10 Clock fanout buffer operating on a 2.5 V/3.3 V Core VDD and a flexible 2.5 V / 3.3 V VDDO supply (VDDO ≤ VDD).A 3:1 Mux selects between Crystal oscillator inputs, or either of two differential Clock inputs capable of accepting LVPECL, LVDS, HCSL, or SSTL levels. The MUX select lines, SEL0 and SEL1, accept LVCMOS or LVTTL levels and select input per Table 3. The Crystal input is disabled when a Clock input is selected.Differential Outputs consist of two banks of five differential outputs with each bank independently mode configurable as LVPECL, LVDS, HCSL. Each bank of differential output pairs is configured with a pair of SMODEAx/Bx select lines using LVCMOS or LVTTL levels per Table 6. Clock input levels and outputs states are determined per Table 5.The Single−Ended LVCMOS Output, REFOUT, is synchronously enabled by the OE_SE control line per Table 4 using LVCMOS / LVTTL levels. For Clock frequencies above 250 MHz, the REFOUT line should be disabled.

• Crystal, Single-Ended or Differential Input Reference Clocks
• Differential Input Pair can Accept: LVPECL, LVDS, HCSL, SSTL
• Two Output Banks: Each has Five Differential Outputs Configurable as LVPECL, LVDS, or HCSL by SMODEAx/Bx Pins
• One Single−Ended LVCMOS Output with Synchronous OE Control
• LVCMOS/LVTTL Interface Levels for all Control Inputs
• Clock Frequency: Up to 1400 Mhz, Typical
• Output Skew: 50 ps (Max)
• Additive RMS Jitter
• Input to Output Propagation Delay (900 ps Typical)
• Operating Supply Modes VDD/VDDO: 2.5 V/2.5 V, 3.3 V/3.3 V or 3.3 V/2.5 V
• Industrial Temperature Range −40°C to 85°C