The MC10EP131 is a Quad Master-slaved D flip-flop with common set and separate resets. The device is an expansion of the E131 with differential common clock and individual clock enables. With AC performance faster than the E131 device, the EP131 is ideal for applications requiring the fastest AC performance available.
Each flip-flop may be clocked separately by holding Common Clock (C
) LOW and (C
bar) HIGH, then using the Clock Enable inputs for clocking (C
and C
bar).
Common clocking is achieved by holding the C
inputs LOW and C
bar inputs HIGH while using the differential common clock C
to clock all four flip-flops. When left floating open, any differential input will disable operation due to input pulldown resistors forcing an output default state.
Individual asynchronous resets (R
) and an asynchronous set (SET) are provided.
Data enters the master when both C
and C
are LOW, and transfers to the slave when either C
or C
(or both) go HIGH.
The 100 Series contains temperature compensation.

• 460ps Typical Propagation Delay
• Maximum Frequency > 3 GHz Typical
• Differential Individual and Common Clocks
• Individual Asynchronous Resets
• Asynchronous Set
• PECL Mode Operating Range: V
• = 3.0 V to 5.5 V with V
• = 0 V
• NECL Mode Operating Range: V
• = 0 V with V
• = -3.0 V to -5.5 V
• Open Input Default State
• Safety Clamp on Inputs
• Q Output will default LOW with inputs open or at V
• Pb-Free Packages are Available