首页产品索引MC100EPT21

    MC100EPT21

    购买收藏
     Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

    制造商:ON

    中文数据手册

    产品信息

    The MC100EPT21 is a Differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL/LVDS/CML input levels and LVTTL/LVCMOS output levels are used only +3.3V and ground are required. The small outline 8-lead SOIC package makes the EPT21 ideal for applications which require the translation of a clock or data signal.
    The V
    output allows the EPT21 to be cap coupled in either single-ended or differential input mode. When single-ended cap coupled, V
    output tied to the D0 input for a non-inverting buffer or the D0 input for an inverting buffer. When cap coupled differentially, V
    output is connected through a resistor to each input pin. If used, the V
    pin should be bypassed to V
    via a 0.01 F capacitor. For additional information see AND8020. For a single-ended direct connection use an external voltage reference source such as a resistor divider. Do not use V
    for a single-ended direct connection.
    • 1.4ns Typical Propagation Delay
    • Maximum Frequency > 275 MHz Typical
    • 24mA TTL outputs
    • LVPECL/LVDS/CML Inputs, LVTTL/LVCMOS Outputs
    • The 100 Series Contains Temperature Compensation
    • V
    • Output
    • New Differential Input Common Mode Range

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC100EPT21MNR4GONMC100EPT21是一款差分LVPECL/LVDS/CML至LVTTL/LVCMOS转换器。由于采用了LVPECL(正ECL)、LVDS和正CML输入电平以及LVTTL/LVCMOS输出电平,因此仅需+3.3 V电源和接地。小外形8引脚SOIC封装使EPT21非常适合需要转换时钟或数据信号的应用 立即购买
    MC100EPT21DTR2GON 立即购买
    MC100EPT21DR2GON因为使用LVPECL(正ECL)、LVDS和正CML输入电平以及LVTTL/LVCMOS输出电平,所以只需要4.3.3V和地。小外形8引脚SOIC封装使EPT21非常适合需要转换时钟或数据信号的应用。VBB输出允许该EPT21在单端或差分输入模式下进行电容耦合。单端电容耦合时,VBB输出连接到D(overline)输入,D输入驱动以实现同相缓冲器;或者VBB输出连接到D输入,D(overline)输入驱动以实现反相缓冲器 立即购买
    MC100EPT21DGON由于采用LVPECL(正ECL)、LVDS和正CML输入电平以及LVTTL/LVCMOS输出电平,因此仅需4.3.3V和地。小外形8引脚SOIC封装使该产品非常适合需要转换时钟或数据信号的应用。 立即购买
    MC100EPT21DTGONMC100EPT21 是一款差分 LVPECL/LVDS/CML 至 LVTTL/LVCMOS 转换器。由于采用了 LVPECL(正 ECL)、LVDS 和正 CML 输入电平以及 LVTTL/LVCMOS 输出电平,因此仅需 +3.3 V 电源和接地。 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    Copyright ©2012-2025 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照