尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引MC100E016

    MC100E016

    购买收藏
     ECL 8-Bit Up Synchronous Binary Counter

    制造商:ON

    中文数据手册

    产品信息

    The MC10E/100E016 is a high-speed synchronous, presettable, cascadable 8-bit binary counter. Architecture and operation are the same as the MC10H016 in the MECL 10H family, extended to 8-bits, as shown in the logic symbol.
    The counter features internal feedback of TCbar, gated by the TCLD (terminal count load) pin. When TCLD is LOW (or left open, in which case it is pulled LOW by the internal pull-downs), the TCbar feedback is disabled, and counting proceeds continuously, with TCbar going LOW to indicate an all-one state. When TCLD is HIGH, the TC feedback causes the counter to automatically reload upon TCbar = LOW, thus functioning as a programmable counter. The Q
    outputs do not need to be terminated for the count function to operate properly. To minimize noise and power, unused Q outputs should be left unterminated.
    The 100 series contains temperature compensation.
    • 700MHz Min. Count Frequency
    • 1000ps CLK to Q, TCbar
    • Internal TCbar Feedback (Gated)
    • 8-Bit
    • Fully Synchronous Counting and TCbar Generation
    • Asynchronous Master Reset
    • PECL Mode Operating Range: V
    • = 4.2 V to 5.7 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -4.2 V to -5.7 V
    • Internal Input Pulldown Resistors
    • ESD Protection: > 2 kV HBM, > 200 V MM
    • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
    • Moisture Sensitivity Level 1
    • For Additional Information, see Application Note AND8003/D
    • Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
    • Transistor Count = 592 devices
    • Pb-Free Packages are Available

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC100E016FNGON 立即购买
    MC100E016FNR2GONMC10E/100E016 是一款高速同步、可预设置、可级联 8 位二进制计数器。结构和运行与 MECL 10H 系列中的 MC10H016 相同,可扩展到 8 位,如逻辑符号所示。该计数器具有指向由 TCLD(终端计数负载)引脚进行门控的 TCbar 的内部反馈。当 TCLD 为低电平(或保持开路状态,此时通过内部下拉拉至低电平)时,TCbar 反馈禁用,计数继续进行,TCbar 变为低电平,表明统一状态。当 TCLD 为高电平时,TC 会导致计数器在 TCbar =低电平时自动重新加载,因此就好像一个可编程计数器一样。Qn 输出不需要端接即可使得计数功能正常运行。为了最大程度减少噪声和功耗,未使用的 Q 输出应保持无端接。100 系列包含了温度补偿。 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MIC4608MC100LVEL16MM1Z3B3MCP6S92
    MC74ACT540MMBFJ110MIC4802MC100EL1648
    MCP1322MIC2155MAT14MUX08
    MCH4020MC33071MC14021BMCP6G01
    MJL21194MC10EP57MC74HC374AMAX3232
    Copyright ©2012-2025 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照