首页产品索引MC74ACT377

    MC74ACT377

    购买收藏
     Octal D Flip-Flop with Clock Enable

    制造商:ON

    中文数据手册

    产品信息

    The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops withindividual D inputs and Q outputs. The common buffered Clock (CP) input loadsall flip-flops simultaneously, when the Clock Enable (CE) is LOW.
    The register is fully edge-triggered. The state of each D input, one setup timebefore the LOW-to-HIGH clock transition, is transferred to the corresponding flipflop's Q output. The CE input must be stable only one setup time prior to theLOW-to-HIGH clock transition for predictable operation.
    • Ideal for Addressable Register Applications
    • Clock Enable for Address and Data Synchronization Applications
    • Eight Edge-Triggered D Flip-Flops
    • Buffered Common Clock
    • Outputs Source/Sink 24 mA
    • See MC74AC273 for Master Reset Version
    • See MC74AC373 for Transparent Latch Version
    • See MC74AC374 for 3-State Version
    • ACT377 Has TTL Compatible Inputs
    • Pb-Free Packages are Available

    在线购买

    型号制造商描述购买
    MC74ACT377DWGONIC FF D-TYPE SNGL 8BIT 20SOIC 立即购买
    MC74ACT377DWR2GONIC FF D-TYPE SNGL 8BIT 20SOIC 立即购买

    技术资料

    标题类型大小(KB)下载
    Octal D Flip Flop with Clock EnablePDF96 点击下载
    Ratings, Specifications and Waveforms for FACT Data SheetsPDF68 点击下载
    SOIC-20 WBPDF35 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MIC284MIC2844AMMBF5462MCP3424
    MC10EP08MCP48FEB22MRF24WG0MBMC74LCX373
    MM74HCT74MC74ACT245MC14040BMCP2561
    MBD54DWMCP14E6MCP19114MC10H123
    MC74HC589AMC33067MOC3011MMC74HC1GU04
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照