首页产品索引MC10EP52

    MC10EP52

    购买收藏
     3.3 V / 5.0 V ECL Differential Clock/Data D Flip-Flop

    制造商:ON

    中文数据手册

    产品信息

    The MC10EP/100EP52 is a differential data, differential clock D flip-flop with reset. The device is functionally equivalent to the EL52 device. Data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs of the EP52 allow the device to also be used as a negative edge triggered device. The EP52 employs input clamping circuitry so that under open input conditions (pulled down to V
    ) the outputs of the device will remain stable.
    • 330ps Typical Propagation Delay
    • Maximum Frequency > 4 GHz Typical
    • PECL Mode: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode: V
    • = 0 V with V
    • = -3.0 V to -5.5 V
    • Open Input Default State
    • Safety Clamp on Inputs
    • Q Output will default LOW with inputs open or at V
    • Pb-Free Packages are Available

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC10EP52DTR2GONIC FF D-TYPE SNGL 1BIT 8TSSOP 立即购买
    MC10EP52DGONIC FF D-TYPE SNGL 1BIT 8SOIC 立即购买
    MC10EP52DTGONIC FF D-TYPE SNGL 1BIT 8TSSOP 立即购买

    技术资料

    标题类型大小(KB)下载
    Termination of ECL Logic DevicesPDF176 点击下载
    Thermal Analysis and Reliability of WIRE BONDED ECLPDF119 点击下载
    Clock Generation and Clock and Data Marking and Ordering Information GuidePDF71 点击下载
    Metastability and the ECLinPS FamilyPDF103 点击下载
    Phase Lock Loop General OperationsPDF64 点击下载
    3.3 V / 5 V ECL Differential Data and Clock D Flip FlopPDF183 点击下载
    IBIS Model for mc10ep52dt 3.3VUNKNOW5 点击下载
    SOIC-8 Narrow BodyPDF61 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MMBFJ201MOC3010MMM74HCT245MMBFJ310
    MCP4921MAT12MCP41HV31MIC4428
    MCP1252MM74HCT574MIC4101MCP39F511
    MC100EL15MIC3223MJE5742MRF24J40
    MMBTA64LMCP14A0152MJE700MC74AC574
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照