首页产品索引MC100EP196

    MC100EP196

    购买收藏
     3.3 V ECL Programmable Delay Chip

    制造商:ON

    中文数据手册

    产品信息

    The MC100EP196 is a programmable delay chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides programmably variable delay of a differential ECL input signal. It has similar architecture to the EP195 with the added feature of further tuneability in delay using the FTUNE pin. The FTUNE input takes an analog voltage from V
    to V
    to fine tune the output delay from 0 to 60 ps.
    • Maximum Frequency > 1.2 GHz Typical
    • PECL Mode Operating Range: V
    • = 3.0 V to 3.6 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -3.0 V to -3.6 V
    • Open Input Default State
    • Safety Clamp on Inputs
    • A Logic High on the ENbar Pin Will Force Q to Logic Low
    • D[0:10] Can Accept Either ECL, LVCMOS, or LVTTL Inputs
    • V
    • Output Reference Voltage
    • Pb-Free Packages are Available

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC100EP196FAR2GONIC DELAY LN 1024TAP PROG 32LQFP 立即购买
    MC100EP196FAGONDelay Line IC Programmable 1024 Tap 2.36ns ~ 12.258ns 32-LQFP 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MC74LCX374MCP3208MAX810MOC3023M
    MC74HC161AMCP14A0601MIC2165MOC3073M
    MBR0520LMC100LVEL34MC74VHCT157AMCP102
    MCP2030MM74HC175MM74HCT574MCP651
    MCP37D20-200MC74HC14AMC10H105MIC5013
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照