首页产品索引MC100EL56

    MC100EL56

    购买收藏
    1 Differential, Dual ECL, 5.0 V

    制造商:ON

    中文数据手册

    产品信息

    The MC100EL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. Multiple V
    pins are provided to ease AC coupling input signals.
    The V
    pins, an internally generated voltage supply, are available to this device only. For single-ended input conditions, the unused differential input is connected to V
    as a switching reference voltage. V
    may also rebias AC coupled inputs. When used, decouple V
    and V
    via a 0.01 5F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
    should be left open.
    The device features both individual and common select inputs to address both data path and random logic applications.
    The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open, the D input will pull down to V
    . The D input will bias around V
    /2 forcing the Q output LOW.
    • 580 ps Typical Propagation Delays
    • Separate and Common Select
    • ESD Protection: > 2 KV HBM, > 100 V MM
    • The 100 Series Contains Temperature Compensation
    • PECL Mode Operating Range: V
    • = 4.2 V to 5.7 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -4.2 V to -5.7 V
    • Internal Input Pulldown Resistors on D(s), SEL(s), and COM_SEL
    • Q Output will Default LOW with Inputs Open or at V
    • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
    • Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
    • Transistor Count = 147 devices
    • Pb-Free Packages Are Available

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC100EL56DWR2GONIC DIFF DIG MULTPL 2X2:1 20SOIC 立即购买
    MC100EL56DWGONIC DIFF DIG MULTPL 2X2:1 20SOIC 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MIC4811MCP6V31MIC3202MC74AC4040
    MJE702MC10EP17MIC2169BMCP795W22
    MIC3808MMBTA64LMC74HC574AMMBF5460
    MC33025MC100EPT20MIC2800MJE270
    MC34064MAX262MC100EL31MC74AC253
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照