首页产品索引MC100EL35

    MC100EL35

    购买收藏
     ECL JK Flip-Flop

    制造商:ON

    中文数据手册

    产品信息

    The MC10EL/100EL35 is a high speed JK flip-flop. The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The reset pin is asynchronous and is activated with a logic HIGH.
    • 525ps Propagation Delay
    • 2.2GHz Toggle Frequency
    • ESD Protection: > 1 kV HBM, > 100 V MM
    • PECL Mode Operating Range: V
    • = 4.2 V to 5.7 with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -4.2 V to -5.7 V
    • Internal Input Pulldown Resistors on J, K, CLK, and R
    • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
    • Moisture Sensitivity Level 1
    • For Additional Information, see Application Note AND8003/D
    • Flammability Rating: UL-94V-0 @ 0.125 in, Oxygen Index: 28 to 34
    • Transistor Count = 81 devices
    • Pb-Free Packages are Available

    在线购买

    型号制造商描述购买
    MC100EL35DGONIC FF D-TYPE SNGL 1BIT 8SOIC 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MCP131MCP14A0153MSC1211Y5MOCD213M
    MC100EPT20MC10ELT21MCP3551msp430
    MD1810MCP47FEB22MIC2292CMJE702
    MOC216MMCP2515MJL1302AMMBF4392L
    MC74LVX74MC74HCT245AMCP3301MIC280
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照