首页产品索引KSZ8567

    KSZ8567

    购买收藏
    7-Port 10/100 Ethernet Switch with AVB, RGMII/MII/RMII

     

    产品信息

    For product comparison, please consider:

    The KSZ8567 is a fully integrated layer 2, managed,seven-port 10/100 Ethernet switch with numerousadvanced features. Five of the seven ports incorporate10/100 Mbps PHYs. The other two ports have 1000 Mbps MAC interfaces that can be configured as RGMII, MII or RMII.Either of these may connect directly to a host processor orto an external PHY.  

    Full register access is available by SPI or I2C interfaces,and by optional in-band management via any of the data ports.PHY register access is provided by a MIIM interface.

    Security features include support for IEEE 802.1X port-based authentication and Access Control List (ACL) filtering.

    As a member of the EtherSynch® product family, theKSZ8567 incorporates full hardware support for the IEEE1588v2 Precision Time Protocol (PTP), including hardwaretime-stamping at all PHY-MAC interfaces, and a high-resolution hardware “PTP clock”. IEEE 1588 provides sub-microsecond synchronization for a range of industrialEthernet applications.

    The KSZ8567 fully supports the IEEE family of audiovideo bridging (AVB) standards, which provide for highquality of service (QoS) for latency sensitive traffic streamsover Ethernet. Time-stamping and time-keeping featuressupport IEEE 802.1AS time synchronization. All portsfeature credit based traffic shapers for IEEE 802.1Qav,and a time aware scheduler as proposed for IEEE802.1Qbv. 

    An assortment of power-management features includingEnergy-Efficient Ethernet (EEE) have been designed in tosatisfy energy efficient environments.

    Microchip's complimentary and confidential LANCheck® online design review service is available for customers who have selected our products for their application design-in. The  is subject to Microchip's  and requires a myMicrochip account.

    Integrated 7-port 10/100 Layer-2 switch with two 1000 Mbps MACs and RGMII interfaces

      

    Non-blocking wire-speed Ethernet switching fabric

    Advanced Switch Capabilities

      

    IEEE802.1AS (AVB) time synchronization support

      

    IEEE802.1Qav (AVB) credit based traffic shaper

      

    Time aware traffic scheduler with low latency cut- through mode

      

    IEEE1588v2 Precision Time Protocol support

      

    Time-stamping on all ports

      

    Precision GPIO pin timed to the AVB/1588 clock 

      

    Full-featured forwarding and filtering control, including Access Control List (ACL) filtering

      

    IEEE802.1X support (Port-Based Network Access Control)

      

    IEEE802.1Q VLAN supportfor 128 active VLAN groups and the full range of 4096 VLAN IDs

      

    IEEE802.1p/Q tag insertion or removal on a per port basis and support for double-tagging

      

    VLAN ID tag/untag options on per port basis

      

    IEEE802.3x full-duplex flow control and half-duplex back pressure collision control

      

    IGMPv1/v2/v3 snooping for multicast packet filtering

      

    IPv6 multicast listener discovery (MLD) snooping

      

    QoS/CoS packets prioritization support: 802.1p, DiffServ-based and re-mapping of 802.1p priority field per-port basis on four priority levels

      

    IPv4/IPv6 QoS support

      

    Programmable rate limiting at ingress and egress ports

      

    Broadcast storm protection

      

    Four priority queues with dynamic packet mapping for IEEE802.1p, IPv4 DIFFSERV, IPv6 TrafficClass

      

    MAC filtering function to filter or forward unknown unicast, multicast and VLAN packets

      

    Self-address filtering for implementing ring topologies 

    Comprehensive Configuration Register Access

      High-speed SPI (4-wire, up to 50MHz) interface to access all internal registers

      

    I2C Interface to access all registers

      

    MII management (MIIM, MDC/MDIO 2 wire) interface to access all PHY registers per IEEE 802.3 specification

      

    In-band management to access all registers via any of the seven ports, strap enabled

      

    I/O pin strapping facility to set certain register bits from I/O pins at reset time 

      Control registers configurable on-the-fly

    Switch Monitoring Features

      Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port or MII/RMII

      MIB counters for fully-compliant statistics gathering (34 MIB counters per port)

    Low Power Dissipation

      Full-chip software power-down

      Energy detect power-down (EDPD)

      Support IEEE P802.3az Energy Efficient Ethernet (EEE)

      Wake on LAN (WoL) support

    电路图、引脚图和封装图

    应用案例更多案例

    系列产品索引查看所有产品

    KAI-04050KAF-4320KAI-02150KA7912A
    KA78RM33RKAF-6303KA78RH33KA79M12
    KSZ8775KA7809AEKSZ8462KA78R33C
    KSH122KSZ8893KA7912KAI-29052
    KSC1674KA78R15CKAI-2020KAI-1010
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照