ON Semiconductor®



APPLICATION NOTE

LV5980MC

Low power consumption and high efficiency Step-down switching regulator

1. Introduction

The LV5980MC is a fixed 370 KHz, high-output-current, Non-synchronous PWM converter that integrates a low-resistance, high-side MOSFET and a Customer Chosen, External Diode for the rectification. The LV5980MC utilizes externally compensated current mode control to provide good transient response, ease of implementation, and excellent loop stability. It regulates input voltages from 4.5 V to 23 V down to an output voltage as low as 1.235 V and is able to supply up to 3.0 A of load current. The LV5980MC includes Power Save Feature to enhance efficiency during Light Load. In low consumption mode, the device show operating current of 63 uA from VIN by shutting down unnecessary circuits.

Key Features

- Power Save feature
- Enhanced Light Load efficiency
- Low consumption mode (I_{SLEEP} 63uA)
- High efficiency (100mΩ high-side MOSFET)
- 4.5 V to 23 V Operating input voltage range
- Fixed 370 kHz PWM operation
- Pulse-by-Pulse current limiting
- Short circuit protection
- Programmable soft start
- Thermal shutdown

2. Evaluation board performance summary

Parameter	_	Unit			
	Min	Тур	Max		
Input Supply Voltage	8	15	20	V	
Output Voltage		5		V	
Current Limit Peak	3.5	4.7	6.2	Α	
Oscillatory Frequency		370		kHz	



Figure 1: LV5980MC Evaluation Board

Block Diagram



Figure 2: LV5980MC Block Diagram

Schematic



Figure 3: LV5980MC 5V Schematic

Bill of Materials

Designator	Manufacturer Part Number	Value	le Tolerance		Manufacturer	
U1	LV5980MC	-	-	1	SANYO Semiconductor	
L1	FDVE1040-100M	10uH / 5.2A	10%	1	TOKO INC	
R1	RK73B1JTTD473J	47kohms	5%	1	KOA	
R2	RK73H1JTTD2203F	220kohms	1%	1	KOA	
R3	RK73H1JTTD6803F	680kohms	1%	1	KOA	
C1	GRM31CB31E106K	10uF / 25V	10%	2	Murata	
C2	C2012JB0J106M	10uF / 6.3V	10%	3	TDK Corp	
C3	GRM188B31E105K	1uF / 25V	10%	1	Murata	
C5	GRM188B31E105K	1uF / 25V	10%	1	Murata	
C6	GRM188B11H472K	4.7nF / 50V	10%	1	Murata	
C7	GRM188B11H222K	2.2nF / 50V	10%	1	Murata	
D1	SB3003CH	-	-	1	SANYO Semiconductor	

IN/OUT conditions

Symbol	Functions		
VIN	Power supply input pin.		
VOUT	DC/DC converter output pin.		
GND	Ground pin.		

3. Connection Diagram and Test Set UP description



Figure 4: LV5980MC Test Set UP Diagram

Test Set UP description

- **1.** Connect the Load between VOUT and GND.
- 2. Connect the DC power supply with VIN and GND.
- **3.** The output becomes a set voltage.

4. Results

Application curves for LV5980MCGEVB at Ta = 25° C



























5. Detailed Description

Output Voltage Setting

Output voltage (V_{OUT}) is configurable by the resistance R3 between V_{OUT} and FB and the R2 between FB and GND. V_{OUT} is given by the following equation (1).

$$V_{OUT} = (1 + \frac{R3}{R2}) \times V_{REF} = (1 + \frac{R3}{R2}) \times 1.235$$
 [V] (1)

Soft Start

Soft start time (T_{SS}) is configurable by the capacitor (C5) between SS/HICCUP and GND. The setting value of T_{SS} is given by the equation (2).

$$T_{SS} = C5 \times \frac{V_{REF}}{I_{SS}} = C5 \times \frac{1.235}{1.8 \times 10^{-6}}$$
 [ms] (2)

Hiccup Over-Current Protection

Over-current limit (I_{CL}) is set to 4.7A in the IC. When the peak value of inductor current is higher than 4.7A for 15 consecutive times, the protection deems it as over current and stops the IC. Stop period (T_{HIC}) is defined by the discharging time of the SS/HICCUP. When SS/HICCUP is lower than 0.15V, the IC starts up. When SS/HICCUP is higher than 0.3V and then over current is detected, the IC stops again. And when SS/HICCUP is higher than 1.235V, the discharge starts again. When the protection does not detect over-current status, the IC starts up again.



Figure 5: Hiccup over-current protection time chart

Power-save Feature

The LV5980MC has Power-saving feature (Low consumption Mode) to enhance efficiency during light load. By shutting down unnecessary circuits, operating current of the IC is minimized and high efficiency is realized. When the output load current decrease, the COMP pin voltage falls to 0.9V and the device enters Low consumption Mode (The COMP pin is connected internally to an Init. comparator which compares with 0.9V reference). In low consumption mode, the device show operating current of 63 uA from VIN. When the COMP pin voltage is larger than 0.9V, IC operates in continuous Mode (PWM Mode).

6. Design Procedure Inductor Selection

When conditions for input voltage, output voltage and ripple current are defined, the following equations (4) give inductance value.

$$\begin{cases}
L = \frac{V_{IN} - V_{OUT}}{\Delta I_R} \times T_{ON} \\
T_{ON} = \frac{1}{\{((V_{IN} - V_{OUT}) \div (V_{OUT} + VF)) + 1\} \times F_{OSC} \\
F_{OSC} & : Oscillatory Frequency \\
VF & : Forward voltage of Schottky Barrier diode \\
V_{IN} & : Input voltage \\
V_{OUT} & : Output voltage
\end{cases}$$
(4)

Inductor current: Peak value (I_{RP}) Current peak value (I_{PR}) of the inductor is given by the equation (5).

$$I_{RP} = I_{OUT} + \frac{V_{IN} - V_{OUT}}{2L} \times T_{ON}$$
(5)

Make sure that rating current value of the inductor is higher than a peak value of ripple current.

Inductor current: ripple current (ΔI_R) Ripple current (ΔI_R) is given by the equation (6).

$$\Delta I_{R} = \frac{V_{IN} - V_{OUT}}{L} \times T_{ON}$$
(6)

When load current (I_{OUT}) is less than 1/2 of the ripple current, inductor current flows discontinuously.

Output Capacitor Selection

Make sure to use a capacitor with low impedance for switching power supply because of large ripple current flows through output capacitor.

This IC is a switching regulator which adopts current mode control method. Therefore, you can use capacitor such as ceramic capacitor and OS capacitor in which equivalent series resistance (ESR) is exceedingly small. Effective value is given by the equation (7) because the ripple current (AC) that flows through output capacitor is saw tooth wave.

$$I_{C_{OUT}} = \frac{1}{2\sqrt{3}} \times \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{L \times F_{OSC} \times V_{IN}} \quad [Arms]$$
(7)

Input Capacitor Selection

Ripple current flows through input capacitor which is higher than that of the output capacitors. Therefore, caution is also required for allowable ripple current value. The effective value of the ripple current flows through input capacitor is given by the equation (8).

$$I_{C_{IN}} = \sqrt{D(1-D)} \times I_{OUT} \quad [Arms]$$

$$D = \frac{T_{ON}}{T} = \frac{V_{OUT}}{V_{IN}}$$
(8)

In (8), D signifies the ratio between ON/OFF period. When the value is 0.5, the ripple current is at a maximum. Make sure that the input capacitor does not exceed the allowable ripple current value given by (8). With (8), if V_{IN} =15V, V_{OUT} =5V, I_{OUT} =1.0A and F_{OSC} =370 kHz, then I_{C_IN} value is about 0.471Arms.

In the board wiring from input capacitor, V_{IN} to GND, make sure that wiring is wide enough to keep impedance low because of the current fluctuation. Make sure to connect input capacitor near output capacitor to lower voltage bound due to regeneration current. When change of load current is excessive (I_{OUT} : high \rightarrow low), the power of output electric capacitor is regenerated to input capacitor. If input capacitor is small, input voltage increases. Therefore, you need to implement a large input capacitor. Regeneration power changes according to the change of output voltage, inductance of a coil and load current.

LV5980MC

Selection of external phase compensation component

This IC adopts current mode control which allows use of ceramic capacitor with low ESR and solid polymer capacitor such as OS capacitor for output capacitor with simple phase compensation. Therefore, you can design long-life and high quality step-down power supply circuit easily.

Frequency Characteristics

The frequency characteristic of this IC is constituted with the following transfer functions.

(1) Output resistance breeder: H_R (2) Voltage gain of error amplifier: G_{VEA} Current gain: G_{MEA} (3) Impedance of phase compensation external element: Z_C (4) Current sense loop gain: G_{CS} (5) Output smoothing impedance: Z_O



Figure 6: Compensation Network

Closed loop gain is obtained with the following formula (9).

1

$$G = H_{R} \cdot G_{MER} \cdot Z_{C} \cdot G_{CS} \cdot Z_{O}$$
$$= \frac{V_{REF}}{V_{OUT}} \cdot G_{MER} \cdot \left(R_{C} + \frac{1}{sC_{C}}\right) \cdot G_{CS} \cdot \frac{R_{L}}{1 + sC_{O} \cdot R_{L}}$$
(9)

Frequency characteristics of the closed loop gain is given by pole fp1 consists of output capacitor C_O and output load resistance R_L , zero point fz consists of external capacitor C_C of the phase compensation and resistance R_C , and pole fp2 consists of output impedance Z_{ER} of error amplifier and external capacitor of phase compensation C_C as shown in formula (9). fp1, fz, fp2 are obtained with the following equations (10) to (12).

$$fp1 = \frac{1}{2\pi \cdot C_{o} \cdot R_{L}}$$
(10)

$$fz = \frac{1}{2\pi \cdot C_c \cdot R_c}$$
(11)

$$fp2 = \frac{1}{2\pi \cdot Z_{ER} \cdot C_{C}}$$
(12)

LV5980MC

Calculation of external phase compensation constant

Generally, to stabilize switching regulator, the frequency where closed loop gain is 1 (zero-cross frequency f_{ZC}) should be $\frac{1}{10}$ of the switching frequency (or $\frac{1}{5}$). Since the switching frequency of this IC is 370 kHz, the

zero-cross frequency should be 37 kHz. Based on the above condition, we obtain the following formula (13).

$$\frac{V_{\text{REF}}}{V_{\text{OUT}}} \cdot G_{\text{MER}} \cdot \left(R_{\text{C}} + \frac{1}{sC_{\text{C}}}\right) \cdot G_{\text{CS}} \cdot \frac{R_{\text{L}}}{1 + sC_{\text{O}} \cdot R_{\text{L}}} = 1$$
(13)

As for zero-cross frequency, since the impedance element of phase compensation is $R_c \gg \frac{1}{sC_c}$, the following

equation (14) is obtained.

$$\frac{V_{\text{REF}}}{V_{\text{OUT}}} \cdot G_{\text{MER}} \cdot R_{\text{C}} \cdot G_{\text{CS}} \cdot \frac{R_{\text{L}}}{1 + 2\pi \cdot f_{\text{ZC}} \cdot C_{\text{O}} \cdot R_{\text{L}}} = 1$$
(14)

Phase compensation external resistance can be obtained with the following formula (15), the variation of the formula (14). Since $2\pi \cdot f_{zc} \cdot C_0 \cdot R_L >> 1$ in the equation (15), we know that the external resistance is independent of load resistance.

$$R_{c} = \frac{V_{OUT}}{V_{REF}} \cdot \frac{1}{G_{MER}} \cdot \frac{1}{G_{CS}} \cdot \frac{1 + 2\pi \cdot f_{ZC} \cdot C_{O} \cdot R_{L}}{R_{L}}$$
(15)

When output is 5V and load resistance is 5 Ω (1A load), the resistances of phase compensation are as follows. G_{CS} = 2.7A/V, G_{MER} = 220uA/V, f_{ZC} = 37kHz

$$R_{c} = \frac{5}{1.235} \times \frac{1}{220 \times 10^{-6}} \times \frac{1}{2.7} \times \frac{1 + 2 \times 3.14 \times (37 \times 10^{3}) \times (30 \times 10^{-6}) \times 5}{5} = 48.898... \times 10^{3}$$
$$= 48.90 \quad [k\Omega]$$

If frequency of zero point fz and pole fp1 are in the same position, they cancel out each other. Therefore, only the pole frequency remains for frequency characteristics of the closed loop gain. In other words, gain decreases at -20dB/dec and phase only rotates by 90° and this allows characteristics where oscillation never occurs.

$$fp1 = fz$$

$$\frac{1}{2\pi \cdot C_{O} \cdot R_{L}} = \frac{1}{2\pi \cdot C_{C} \cdot R_{C}}$$

$$C_{C} = \frac{R_{L} \cdot C_{O}}{R_{C}} = \frac{5 \times (30 \times 10^{-6})}{48.9 \times 10^{3}} = 3.067... \times 10^{-9}$$

$$= 3.07 \quad [nF]$$

The above shows external compensation constant obtained through ideal equations. In reality, we need to define phase constant through testing to verify constant IC operation at all temperature range, load range and input voltage range. In the evaluation board for delivery, phase compensation constants are defined based on the above constants. The zero-cross frequency required in the actual system board, in other word, transient response is adjusted by external compensation resistance. Also, if the influence of noise is significant, use of external phase compensation capacitor with higher value is recommended.

VIN (V)	V _{OUT} (V)	L (uH)	R2 (kohm)	R3 (kohm)	R _c (kohm)	C _C (nF)	C _o (uF)
	1.235	4.7	220	0	20	3.3	30
8	1.8	5.6	220	100	24	3.3	30
	3.3	6.8	180	300	33	4.7	30
	5	8.2	220	680	39	4.7	30
	1.235	4.7	220	0	20	3.3	30
12	1.8	5.6	220	100	24	3.3	30
	3.3	8.2	180	300	33	4.7	30
	5	10	220	680	39	4.7	30
	8	15	150	820	47	5.6	30*
	1.235	5.6	220	0	20	3.3	30
	1.8	6.8	220	100	24	3.3	30
10	3.3	10	180	300	33	4.7	30
18	5	12	220	680	39	4.7	30
	8	15	150	820	47	5.6	30*
	15	33	82	910	51	5.6	30*

The table of compensation value	ues is provided below.
---------------------------------	------------------------

*: 10uF / 25V (Murata : GRM31CB31E106K)

The zero-cross frequency required in the actual system board, in other word, transient response is adjusted by R_c . Also, if the influence of noise is significant, use of C_c with higher value is recommended.

7. Suggested Circuit Layout



Figure 7: 4-layer PCB with all components on top side



LV5980MC

Pattern design of the board affects the characteristics of DC-DC converter. This IC switches high current at a high speed. Therefore, if inductance element in a pattern wiring is high, it could be the cause of noise. Make sure that the pattern of the main circuit is fat and short.



Figure 8: LV5980MCGEVB Board Layout

(1) Pattern design of the input capacitor

Connect a capacitor near the IC for noise reduction between V_{IN} and the GND. The change of current is at the largest in the pattern between an input capacitor and V_{IN} as well as between GND and an input capacitor among all the main circuits. Hence make sure that the pattern is as fat and short as possible.

(2) Pattern design of an inductor and the output capacitor

High electric current flows into the choke coil and the output capacitor. Therefore this pattern should also be as fat and short as possible.

(3) Pattern design with current channel into consideration

Make sure that when High side MOSFET is ON (red arrow) and OFF (orange arrow), the two current channels runs through the same channel and an area is minimized.

- (4) Pattern design of the capacitor between V_{IN}-PDR Make sure that the pattern of the capacitor between V_{IN} and PDR is as short as possible.
- (5) Pattern design of the small signal GND The GND of the small signal should be separated from the power GND.
- (6) Pattern design of the FB-OUT line

Wire the line shown in red between FB and OUT to the output capacitor as near as possible. When the influence of noise is significant, use of feedback resistors R2 and R3 with lower value is recommended.



Figure 9: FB-OUT Line

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized usplication, Buyer shall indemnify and hold SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.