## CS51021ADEMO/D

# Demonstration Note for CS51021A/CS51022A 

## A 36-72 V In, 5 V/5 A Out, Forward Converter Using the CS51021A/22A Enhanced Current Mode Controller

## Description

The CS51021A/22A demo board is configured as a compact, full-featured, 25 W DC-DC convertor for telecom applications. This board incorporates all the circuitry required to fully evaluate the performance of the CS51021A Current Mode PWM Controller. Input is 36 to 72 V and output is 5 V at 5 A . Onboard is a resistive load which can be attached to the supply output at $275 \mathrm{~mA}, 2.5 \mathrm{~A}$ or 5 A load, static or dynamic. Also available is a switch for short circuit to demonstrate overcurrent protection. This load arrangement demonstrates the tight load regulation of the circuit. The DC/DC converter section fits in a $2^{\prime \prime} \times 2-1 / 8^{\prime \prime}$ space and includes optoisolation.

## Features

- Forward Convertor Topology
- Undervoltage and Overvoltage Shutdown
- Overcurrent Protection
- Current Sense Transformer for Improved Efficiency and Regulation
- Soft Start
- SYNC Function Allows External Switching Clock (CS51021A)
- SLEEP Function Provides ON/OFF Primary Side Power Control (CS51022A)
- Small Size ( $2^{\prime \prime} \times 2-1 / 2^{\prime \prime}$ ), All Components Surface Mount
- 500 V Input-to-Output Isolation
- 300 kHz Switching Frequency
- Bootstrap Section for Circuit Bias Improves Efficiency


Figure 1. CS51021A/22A Demonstration Board


Figure 2. Application Diagram

MAXIMUM RATINGS

| Pin Name | Maximum Voltage | Maximum Current |
| :---: | :---: | :---: |
| $V_{I N}$ | $+100 \mathrm{~V} /-0.3 \mathrm{~V}$ | 1.0 A DC |
| SLEEP/SYNC | $+6.0 \mathrm{~V} /-0.3 \mathrm{~V}$ | 4.0 mA |
| PGND | 0 V | 1.0 A |
| 5 V | $6.0 \mathrm{~V} /-0.3 \mathrm{~V}$ | 5.0 A |
| SGND | 0 V | 5.0 A |

ELECTRICAL CHARACTERISTICS ( $36 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 72 \mathrm{~V}$, I IOUT $=275 \mathrm{~mA}$; unless otherwise noted)

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC Output Voltage | $0 \leq \mathrm{l}_{\text {OUT }} \leq 5.0 \mathrm{~A}$ | 4.85 | 5.00 | 5.15 | V |
| Switching Frequency | Measure @ $\mathrm{R}_{T} \mathrm{C}_{T}$ | 290 | 330 | 370 | kHz |
| Load Transient Response | $\begin{aligned} & 500 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<5.0 \mathrm{~A} \\ & 275 \mathrm{~mA} \text { I } \mathrm{I}_{\text {LOAD }}<2.5 \mathrm{~A} \end{aligned}$ | $\begin{gathered} 120 \\ 35 \end{gathered}$ | $\begin{gathered} 160 \\ 50 \end{gathered}$ | $\begin{gathered} 220 \\ 70 \end{gathered}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| Load Regulation | $\mathrm{V}_{\text {IN }}=48 \mathrm{~V}, 275 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<5.0 \mathrm{~A}$ | 5.0 | 10 | 15 | mV |
| Line Regulation | $\mathrm{I}_{\text {LOAD }}=5.0 \mathrm{~A}$ | 10 | 15 | 25 | mV |
| Efficiency | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V}, \text { I OUT } \\ & \mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=275 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 76 \\ & 35 \end{aligned}$ | $\begin{aligned} & 79 \\ & 40 \end{aligned}$ | $\begin{aligned} & 82 \\ & 45 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| Output Ripple | Iout $=5.0 \mathrm{~A}$ | 35 | 45 | 55 | $\mathrm{mV} \mathrm{P}_{\text {- }}$ |
| Power-Up/Soft Start Time | $0 \leq \mathrm{l}$ OUT $\leq 5.0 \mathrm{~A}$ | - | 200 | - | $\mu \mathrm{s}$ |
| Isolation | Allowable DC level between input and output | - | 500 | - | V |



Figure 3. Demonstration Board Schematic, Power Supply Circuitry


Figure 4. Demonstration Board Schematic, Test Circuitry

## OPERATION GUIDELINES

The CS51021A demonstration board is configured to demonstrate the performance features of the CS51021A Current Mode PWM Controller.

- The power supply input connectors, labeled $V_{I N}$ and $P G N D$, are the straight turret terminals and are located on the left side of the board. Below the $\mathrm{V}_{\text {IN }}$ terminal is the SLEEP/SYNC terminal.
- The outputs (+5 V, GND) in the middle, between the DC/DC convertor and load areas.
- The voltage output terminal, $J 10$, is a female BNC connector, located near the load resistors. Using a standard BNC coax cable, the output voltage waveform can be observed on an oscilloscope during DC and AC load operation.
- The Half Load Switches, S2 and S3, are SPDT type (AMP) and are located on the right side of the board.

By turning these switches on, a DC load of 2.5 A is applied for each.

- The Short Circuit Switch, S1, is a SPDT type (AMP) and is located on the right side of the board. By turning $S 1$ on, the demo board output is shorted to ground.
- The Dynamic Load Switch, S4, located on the upper right of the board is used to enable the 555 Timer/FET circuit which is in parallel with Half Load Switch, S2. When enabled, this switches 2.5 A on and off rapidly. This demonstrates the short reaction time and efficient load handling of the circuit.
- There are five test points in the convertor area; Switching Node, NFET Gate, $I_{\text {SENSE }}$ pin, $\mathrm{R}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}}$ pin (osc.) and GND. These single pin terminals allow easy monitoring of the CS51021A function.


## THEORY OF OPERATION

## Control Method

The CS51021A is a fixed frequency PWM current mode controller that regulates the output voltage. To perform this task, the controller varies the duration of a current pulse that flows through transformers T1 and T3, and then across T2 to the load. The CS51021A drives FET Q1's gate pin, forcing the FET to switch on and off. Switching the FET creates an AC waveform that is stepped down by T1. The current is proportional to both the output current and the input voltage ( $\mathrm{V}=\mathrm{L}[\mathrm{di} / \mathrm{dt}]$ ) and is used to control the duty cycle of the FET. The current ramp through current sense transformer T3 reaches a level where the controller shuts down the FET, hence the term Current Mode Control. Once the FET switches off, the stored magnetic energy of the transformers produces a current, which is directed through rectifying diodes D6 to produce an output DC voltage. The rectified DC voltage is sensed by the negative input of the controller's error amplifier, at the $\mathrm{V}_{\mathrm{FB}}$ pin. The error amplifier's output sets the current limit value that will shut down the FET. For example, if the rectified voltage falls below the desired level, the error amplifiers output will increase thereby allowing the duty cycle, inductor current and stored magnetic energy to increase. As a result, a larger amount of current is directed to the rectifier causing the output DC voltage to increase. This process occurs every oscillator clock cycle.

## Startup

The CS51021A initially is powered from $\mathrm{V}_{\mathrm{IN}}$, with D10 providing regulation and protection. D10 is an 11 V Zener. Dropped down by the $\mathrm{V}_{\mathrm{BE}}$ of Q 2 , and the CS51021A sees about 10.3 V at $\mathrm{V}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CC}}$. As the circuit comes up into operation, the transformer T2 takes over and sources power. C 41 is the soft start capacitor. The value of $0.01 \mu \mathrm{~F}$ sets the initial output voltage to ramp up in about $200 \mu \mathrm{~s}$.

## Fault Operation

Output current is tapped at 100:1 transformer T3, then is halfwave rectified by diode D11, then voltage divided by R46 and R74. This point connects to the PWM and Second Threshold comparators via the ISENSE pin. The 75 ns blanking interval is disabled if $\mathrm{V}_{\mathrm{FB}}$ is below 2 V , as in a short circuit condition. The pulse-by-pulse overcurrent threshold is the level present at the $\mathrm{I}_{\text {SET }}$ pin. This voltage provides a threshold for both PWM and Second Threshold comparators. When the $\mathrm{I}_{\text {SENSE }}$ exceeds the second threshold, the soft start capacitor $\mathrm{C}_{\mathrm{SS}}$ is reset and reinitiates the soft start sequence. This sequence repeats as long as the fault condition is present. The rapid response to overcurrent faults protects the components in the output section as well as the load.

## Switching Frequency

For a chosen frequency of 330 kHz , using the $\mathrm{R}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}}$ graph [Figure 4 in the datasheet (document number CS51021A/D, available through the Literature Distribution Center or via our website at http://www.onsemi.com)], a 10 k resistor with a 330 pF capacitor was found to produce the desired results.

## Forward Converter Topology

Advantages:

- High Efficiency
- Small output filter
- Low output ripple
- Isolation between input and output

Disadvantages:

- Only one monitored output possible
- The output voltage is always lower than the input voltage (step-down)


## Design of a Forward Converter Using the CS51022A Enhanced PWM Controller

## Specifications

$\mathrm{V}_{\mathrm{IN}}=36 \mathrm{~V}$ to 72 V
$\mathrm{V}_{\text {OUT }}=5 \mathrm{~V} \pm 5 \% @ 0.5 \mathrm{~A}$ to 5 A
$V_{\text {OUT }}$ Ripple $\leq 50 \mathrm{~mA}$
Switching Frequency $=330 \mathrm{kHz}$
We begin the design on the secondary side by selecting the minimum voltage required to keep the output voltage in regulation. Worst case is at minimum input voltage, 36 V .

$$
\mathrm{V}_{\mathrm{SEC}}(\min )=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{D}}}{\mathrm{D}_{\max }}
$$

Since the CS51022A includes slope compensation circuitry, we can choose the maximum duty cycle at 0.65 .

$$
\mathrm{V} \operatorname{SEC}(\min )=\frac{5 \mathrm{~V}+0.5 \mathrm{~V}}{0.65 \mathrm{~V}}=8.46 \mathrm{~V}
$$

The transformer turns ration is:

$$
\mathrm{n}=\frac{\mathrm{V}_{\mathrm{IN}}(\min )}{\mathrm{V} \mathrm{SEC}(\min )}=\frac{36}{8.46}=4.25 \approx 4: 1
$$

Based on a turns ratio of $4: 1$ the maximum duty cycle at low line is:

$$
\begin{gathered}
D_{\max }=\frac{5 \mathrm{~V}+0.5 \mathrm{~V}}{36} \times 4=0.61 \\
D_{\min }=D_{\max } \times \frac{36}{72}=0.30
\end{gathered}
$$

The transformer is designed using the basic transformer equation:

$$
\mathrm{BS}_{\mathrm{S}} \times \mathrm{n} \times \mathrm{A}_{\mathrm{e}}>\mathrm{V}_{\mathrm{IN}} \times \mathrm{t}_{\mathrm{ON}}
$$

where:
$\mathrm{B}_{\mathrm{S}}=$ core saturation flux density in Tesla;
$\mathrm{n}=$ number of primary turns;
$\mathrm{A}_{\mathrm{e}}=$ core cross sectional area in meters ${ }^{2}$;
$\mathrm{V}_{\mathrm{IN}}=$ the voltage applied to the core in volts;
$t_{\mathrm{ON}}=$ the maximum time for which the voltage is applied in $\mu \mathrm{s}$.
The core selection is an iterative process and usually involves several attempts. This paper shows the attempt that worked.

Using a transformer design kit from Coiltronics Inc., we use the EFT 15 core. For the EFD 15:
$\mathrm{A}_{\mathrm{L}}, \mathrm{nH} / \mathrm{T}^{2}($ ungapped $)=780$
$\mathrm{A}_{\mathrm{e}},\left(\right.$ min core area) $\mathrm{mm}^{2}=15$
$\mathrm{V}_{\mathrm{e}}$, (core volume) $\mathrm{mm}^{3}=510$
For this design $\mathrm{f}_{\mathrm{SW}}=320 \mathrm{kHz}$.

$$
\operatorname{tON}(\max )=\frac{D_{\max }}{\mathrm{fSW}}=\frac{0.65}{320 \mathrm{kHz}}=2.03 \mu \mathrm{~s}
$$

Rearranging the transformer equation:

$$
\begin{aligned}
& \mathrm{BS} \times \mathrm{n} \times \mathrm{A}_{\mathrm{e}}>\mathrm{VIN} \times \mathrm{tON} \\
& \mathrm{n}=\frac{\mathrm{VIN}_{\mathrm{IN}} \times \mathrm{tON}}{\mathrm{BS}_{\mathrm{S}} \times \mathrm{A}_{\mathrm{e}}} \\
&=\frac{36 \mathrm{~V} \times 2.03 \mu \mathrm{~s}}{0.3 \mathrm{~T} \times 0.0015}=\frac{7.3 \times 10-5}{4.5 \times 10^{-6}}=16.22
\end{aligned}
$$

We use 16 primary turns.
For 3 F 3 material, $\mathrm{A}_{\mathrm{L}}=780 \mathrm{nH} / \mathrm{T}^{2}$ or $0.78 \mu \mathrm{H} / \mathrm{T}^{2}$.
The maximum inductance is:

$$
\mathrm{L}=16^{2} \times 0.78 \mu \mathrm{H}=200 \mu \mathrm{H}
$$

Allowing for a $20 \%$ range in inductance value gives:

$$
\mathrm{L}=200 \mu \mathrm{H} \pm 20 \%=160 \mu \mathrm{H} \text { to } 240 \mu \mathrm{H}
$$

We use 28 AWG wire with one strand on the primary side and three strands on the secondary. The primary and secondary windings are interleaved to minimize leakage inductance.

## Output Inductor Calculation

$\mathrm{I}_{\mathrm{OUT}(\mathrm{min})}=0.5 \mathrm{~A}$
The inductor is designed so that the current remains continuous within the specified load range.

$$
\Delta \mathrm{I}_{\mathrm{L}}=2 \times \operatorname{IOUT}(\mathrm{min})=2 \times 0.5 \mathrm{~A}=1 \mathrm{~A}
$$

The minimum duty cycle is 0.3 so the maximum off-time is:

$$
\operatorname{tOFF}(\max )=\frac{1-0.3}{320 \mathrm{kHz}}=\frac{0.7}{320 \mathrm{kHz}}=2.18 \mu \mathrm{~s}
$$

Minimum inductor value is:

$$
\begin{aligned}
L_{\text {min }} & =\frac{\left(V_{\text {OUT }}+V_{D}\right) \times t_{\text {OFF }}(\max )}{\Delta I} \\
& =\frac{(5 \mathrm{~V}+0.5 \mathrm{~V}) \times 2.18 \times 10^{-6}}{1}=12 \mu \mathrm{H}
\end{aligned}
$$

The maximum inductor current is approximately:

$$
\mathrm{IL}(\max )=1.2 \times \mathrm{IOUT}+\frac{\Delta \mathrm{l}}{2}=6.5 \mathrm{~A}
$$

The inductor is designed using the basic inductor equation:

$$
\mathrm{B}_{\mathrm{S}} \times \mathrm{n} \times \mathrm{A}_{\mathrm{e}}>\mathrm{L} \times \mathrm{I}(\max )
$$

Rearranging gives

$$
\mathrm{n}=\frac{\mathrm{L} \times \mathrm{I}(\max )}{\mathrm{BS} \times \mathrm{A}_{\mathrm{e}}}
$$

where:
$\mathrm{B}_{\mathrm{S}}=$ core saturation flux density in Tesla;
$\mathrm{n}=$ number of primary turns;
$\mathrm{A}_{\mathrm{e}}=$ core cross sectional area in meters ${ }^{2}$;
$\mathrm{L}=$ the required inductance in $\mu \mathrm{H}$;
$\mathrm{I}_{\mathrm{L}(\max )}=$ the maximum inductor current in Amps.

Using a Micrometals T50-26B core where:
$\mathrm{A}_{\mathrm{e}}=1.48 \mathrm{~cm}^{2}$ or $0.0000148 \mathrm{~m}^{2}$
$\mathrm{A}_{\mathrm{L}}=43.5 \mathrm{nH} / \mathrm{T}^{2}$ or $0.0435 \mu \mathrm{H} / \mathrm{T}^{2}$

$$
\mathrm{n}=\frac{12 \times 10^{-6} \times 6.5}{0.3 \times 0.148 \times 10^{-4}}=17.56
$$

With $\mathrm{n}=18$ the inductance measures $19 \mu \mathrm{H}$.
In addition to the acting as the output inductor we can use a flyback winding to generate the supply voltage for the control IC. The voltage across the inductor is approximately $5.5 \mathrm{~V}\left(\mathrm{~V}_{\text {OUT }}+\mathrm{V}_{\mathrm{D}}\right)$.

The turns ratio is chosen from the formula:

$$
\mathrm{V}_{\mathrm{CC}}=\frac{\mathrm{N}_{\mathrm{S}}}{\mathrm{~N}_{\mathrm{P}}} \times\left(\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{D}}\right)-\mathrm{V}_{\mathrm{D}}
$$

For a secondary voltage of approximately 13 volts this gives a 2.5 turns ratio so the flyback winding has 45 turns.

## Output Capacitor Calculation

The output capacitor value depends on the following:

1. Maximum allowable ripple;
2. Maximum allowable voltage overshoot and undershoot on load transients.
The capacitor is calculated from:

$$
\begin{aligned}
\text { COUT } & =\frac{\Delta \mathrm{l}}{8 \times \mathrm{fSW} \times \Delta \mathrm{VOUT}} \\
& =\frac{0.5}{8 \times 320 \times 10^{3} \times 50 \mathrm{mV}}=3.9 \mu \mathrm{~F}
\end{aligned}
$$

The maximum ESR of the output capacitor is given by:

$$
\mathrm{ESR}=\frac{\Delta \mathrm{V}_{\mathrm{OUT}}}{\Delta \mathrm{I}}=\frac{50 \mathrm{mV}}{500 \mathrm{~mA}}=100 \mathrm{~m} \Omega
$$

A suitable safety margin is added to the values just calculated, one recommendation is that the output capacitor should be at least ten times the minimum value calculated the the ESR should be at least half of the calculated value.

A capacitor that meets the ESR requirements usually also easily meets the minimum capacitance requirements. In this design we use two $100 \mu \mathrm{~F}$ Tantalum capacitors with a maximum $\mathrm{ESR}=100 \mathrm{~m} \Omega$ in parallel.

## Slope Compensation

The slope of the compensating ramp should be at least $50 \%$ of the down slope of the output inductor current as seen from the primary side.

In a current mode control scheme such as this, the compensating ramp can be either added to the primary current sense signal or subtracted from the error amplifier voltage.

In this case we will add the ramp to the current sense signal.

## Steps for Slope Compensation

1. Calculate the inductor current downslope on the secondary side.

Secondary Slope $=\frac{\Delta I}{\Delta t}=\frac{V_{\text {OUT }}}{L}$

$$
=\frac{5.5 \mathrm{~V}}{12 \mu \mathrm{H}}=0.45 \mathrm{~A} / \mu \mathrm{s}
$$

2. Calculate the slope as seen from the primary side.

$$
\begin{aligned}
\text { Primary Slope } & =\text { Secondary Slope } \times \frac{\mathrm{N}_{\mathrm{S}}}{\mathrm{~N}_{\mathrm{P}}} \\
& =0.45 \times \frac{1}{4}=0.114 \mathrm{~A} / \mu \mathrm{s}
\end{aligned}
$$

3. Calculate the slope voltage at the current sense resistor.
4. The amount of slope compensation is chosen at 0.55 :

$$
\begin{aligned}
& \mathrm{S}=0.071 \mathrm{~V} / \mu \mathrm{s} \times 0.55=0.031 \mathrm{~V} / \mu \mathrm{s} \\
& \text { VSlope }=\frac{\text { Secondary Slope }}{\mathrm{n}} \times \mathrm{R} \text { Sense } \\
&=\frac{0.114}{100} \times 50=0.057 \mathrm{~V} / \mu \mathrm{s}
\end{aligned}
$$

5. The voltage on the slope pin is divided by 10 and added to the voltage at the IS pin. The voltage at the slope pin is 10 times the required slope compensation voltage.

$$
\mathrm{V}_{\text {Slope }}=0.031 \mathrm{~V} / \mu \mathrm{s} \times 10=0.31 \mathrm{~V} / \mu \mathrm{s}
$$

The slope compensation capacitor is chosen from:

$$
\begin{aligned}
\mathrm{C}_{\mathrm{S}} & =\frac{50 \mu \mathrm{~A} \times \mathrm{tON}(\max )}{\text { VSlope }} \\
& =\frac{50 \mu \mathrm{~A} \times 2.03 \mu \mathrm{~s}}{0.31}=320 \mathrm{pF}
\end{aligned}
$$

## Current Sense Transformer Selection

The circuit uses a current sense transformer to sense the primary current. The total primary current is the sum of the magnetizing current and the reflected secondary current.

Magnetizing current:

$$
\mathrm{I}_{\mathrm{Mag}}=\frac{\mathrm{V} \mathrm{IN} \times \mathrm{t} O N}{\mathrm{~L}}=\frac{36 \mathrm{~V} \times 2.03 \mu \mathrm{~s}}{200 \mu \mathrm{H}}=0.365 \mathrm{~A}
$$



Figure 5. Primary Current Waveform

$$
\text { IPrimary }=\frac{\mathrm{IL}(\max )}{\mathrm{n}}+\mathrm{I}_{\mathrm{Mag}}=\frac{6.5}{4}+0.365=2 \mathrm{~A}
$$

Several transformer manufacturers make current transformers with turns ratios of 50:1, 100:1 and 200:1. In this design we use a 100:1 turns ratio transformer manufactured by GB International (part number 3714-G). With a primary current of approximately 2 A peak, the second current will be:

$$
\text { ISecondary }=\frac{\text { IPrimary }}{n}=\frac{2 \mathrm{~A}}{100}=20 \mathrm{~mA}
$$

The voltage required at the $\mathrm{I}_{\mathrm{S}} \mathrm{pin}$ is determined by the voltage at the $I_{\text {SET }}$ pin. This voltage is set up with a voltage divider from $V_{\text {REF- }}$

The overcurrent threshold is given by:

$$
\mathrm{V}_{\mathrm{I}(\mathrm{~S})}=0.8 \times \mathrm{V}_{\mathrm{I}(\mathrm{SET})}+0.1 \mathrm{~V}+0.1 \times \mathrm{V}_{\text {Slope }}
$$

where:
$\mathrm{V}_{\mathrm{I}(\mathrm{SET})}=$ Voltage at the $\mathrm{I}_{\text {SET }}$ pin;
$\mathrm{V}_{\text {Slope }}=$ Voltage at the Slope Pin.
The second overcurrent threshold, (the point where the control IC initiates a soft start) is 1.33 times the pulse-by-pulse threshold.

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{I}(\mathrm{~S})(2)}= \\
& \quad 1.33 \times\left(0.8 \times \mathrm{V}_{\mathrm{I}(\mathrm{SET})}+0.1 \mathrm{~V}+0.1 \times \mathrm{V}_{\text {Slope }}\right)
\end{aligned}
$$

If we arbitrarily choose the maximum voltage on the $I_{S}$ pin as 1 V during normal operation, we can calculate the required voltage on the $\mathrm{I}_{\text {SET }}$ pin $\left(\mathrm{V}_{\mathrm{I}(\mathrm{SET})}\right)$ from:

$$
\begin{aligned}
V_{\text {I }}(\mathrm{SET}) & =\frac{\left(\mathrm{V}_{\text {I }}(\mathrm{S})-0.1 \mathrm{~V}-\left(0.1 \times \mathrm{V}_{\text {Slope })}\right)\right.}{0.8} \\
& =\frac{(1-0.1 \mathrm{~V}-(0.1 \times 0.46))}{0.8}=1.07 \mathrm{~V}
\end{aligned}
$$

Resistors R24 and R43 set $\mathrm{V}_{\mathrm{I}(\mathrm{SET})}=1.1 \mathrm{~V}$.
The pulse-by-pulse current limit voltage is 1 V . The current in the secondary winding of the current sense transformer is 20 mA , so the resistor to convert this to the required voltage is:

$$
\text { RSense }=\frac{1.0 \mathrm{~V}}{20 \mathrm{~mA}}=50 \Omega
$$

## Voltage Monitor

The CS51022A has voltage monitoring circuitry for both overvoltage and undervoltage conditions. When the voltage on the OV pin exceeds 2.5 V , an overvoltage condition is detected and VO is disabled in a low impedance state.

If the voltage on the UV pin drops below $1.5 \mathrm{~V}, \mathrm{VO}$ is also disabled in a low impedance state. Both UV and OV conditions are latched and the CS51022A goes through a power-up sequence. The undervoltage lockout circuitry has a fixed 75 mV of hysteresis. The overvoltage circuitry has programmable hysteresis.


Figure 6. Voltage Monitoring Circuitry from the CS51022A

The amount of overvoltage hysteresis is determined by R3. The internal $12.5 \mu \mathrm{~A}$ current source turns on in an overvoltage condition and adds current to the resistor string raising the voltage on the OV pin. The input voltage must then drop low enough to bring the voltage on the OV pin below 2.5 V (the internal reference) before the CS51022A will resume operation.

In this case we design for:
$\mathrm{V}_{\mathrm{OV}(\mathrm{Hyst})}=12.5 \mathrm{~mA} \times \mathrm{R} 3$
$\mathrm{V}_{\mathrm{IN}(\text { max })}=75 \mathrm{~V}$
$\mathrm{V}_{\mathrm{IN}(\text { min })}=34 \mathrm{~V}$
Overvoltage Hysteresis $=2.75 \mathrm{~V}$
R3 is calculated from:
$R 3=\frac{\mathrm{VOV}_{\mathrm{O}}(\mathrm{Hyst}) \times 2.5 \mathrm{~V}}{\mathrm{~V} \mathrm{IN}(\max ) \times 12.5 \mu \mathrm{~A}}=\frac{2.75 \times 2.5 \mathrm{~V}}{75 \times 12.5 \mu \mathrm{~A}}=7.33 \mathrm{k} \Omega$
The total resistance of the divider is given by:

$$
\text { RTotal }=\frac{\mathrm{V}_{\mathrm{IN}}(\max ) \times \mathrm{R} 3}{2.5 \mathrm{~V}}=\frac{75 \mathrm{~V} \times 7.33}{2.5 \mathrm{~V}}=220 \mathrm{k} \Omega
$$

R 2 is calculated based on $\mathrm{V}_{\mathrm{IN}(\mathrm{min})}$ :

$$
\begin{aligned}
\mathrm{R} 2 & =\frac{1.5 \mathrm{~V} \times \mathrm{R}_{\text {Total }}}{\mathrm{VIN}(\min )}-\mathrm{R} 3 \\
& =\frac{1.5 \mathrm{~V} \times 220 \mathrm{k} \Omega}{34 \mathrm{~V}}-7.33 \mathrm{k} \Omega=2.37 \mathrm{k} \Omega \\
\mathrm{R} 1 & =\mathrm{R} \text { Total }-\mathrm{R} 2-\mathrm{R} 3 \\
& =220 \mathrm{k} \Omega-7.33 \mathrm{k} \Omega-2.73 \mathrm{k} \Omega=210.3 \mathrm{k} \Omega
\end{aligned}
$$

The resistors used were $210 \mathrm{k} \Omega 7.32 \mathrm{k} \Omega$ and $2.37 \mathrm{k} \Omega$ The undervoltage hysteresis is given by:

$$
\begin{aligned}
\text { Undervoltage Hysteresis } & =\frac{\mathrm{V} \operatorname{IN}(\min ) \times 75 \mathrm{mV}}{1.5 \mathrm{~V}} \\
& =\frac{34 \times 75 \mathrm{mV}}{1.5 \mathrm{~V}}=1.7 \mathrm{~V}
\end{aligned}
$$

## Timing Components



Figure 7. Frequency vs. $\mathbf{R}_{\boldsymbol{T}}$ for Discrete Capacitor Values


Figure 8. Duty Cycle vs. $\mathbf{R}_{\boldsymbol{T}}$ for Discrete Capacitor Values

Method to select timing components is to use the graphs from the data sheet.

## Soft Start

During power up when the output capacitors are completely discharged, the voltage across the soft start capacitor, $\mathrm{V}_{\mathrm{SS}}$, controls the duty cycle. The soft start capacitor, $\mathrm{C}_{\mathrm{SS}}$, is charged by an internal $50 \mu \mathrm{~A}$ current source. The error amplifier output voltage is clamped to
$\mathrm{V}_{\mathrm{SS}}$. As $\mathrm{V}_{\mathrm{SS}}$ continues to rise above the error amplifier output voltage, the feedback loop takes control of the duty cycle. The capacitor charges and discharges between 0.25 V and 4.3 V . In the event of an overcurrent condition, $\mathrm{C}_{\mathrm{SS}}$ is discharged by a $250 \mu \mathrm{~A}$ current sink circuit, and a soft start cycle begins.
The soft start time is calculated from:

$$
\mathrm{CSS}=\frac{\mathrm{tSS}}{9 \times 10^{4}}
$$

For a 10 ms soft start time:

$$
\mathrm{CSS}=\frac{10 \mathrm{~ms}}{9 \times 10^{4}}=0.01 \mu \mathrm{~F}
$$

## Feedback Loop Design

1. Measure, model or calculate the control to output gain.
2. Choose the crossover frequency or the loop bandwidth. The transient response time will be roughly the reciprocal of the bandwidth.
3. Design the error amplifier to have a gain that is the inverse of the control to output gain at the chosen crossover frequency.
As with most industry standard current mode control ICs, the CS51022A has an internal divide by three network on the output of the error amplifier. Current to voltage conversion is done externally with a resistor, $\mathrm{R}_{\mathrm{S}}$, as described previously. The peak voltage across the sense resistor is given by:

$$
\text { IPeak }=\frac{\mathrm{V}_{\mathrm{C}}}{3 \times \mathrm{R}_{\mathrm{S}}}
$$

where $\mathrm{V}_{\mathrm{C}}$ is the control voltage (the error amplifier output voltage).

In this design we are not sensing the output current directly, we sense the reflected output current on the primary side and we also sense it through a current sense transformer.

The equation is modified by the turns ratio of each transformer and becomes:

$$
\mathrm{I}_{\text {Peak }}=\frac{\mathrm{V}_{\mathrm{C}} \times \mathrm{n}_{11} \times \mathrm{nT}_{3}}{3 \times \mathrm{R}_{\mathrm{S}}}
$$

The output voltage is given by:

$$
\text { VOUT }=I_{\text {Load }} \times \text { RLoad }
$$

The control voltage, $\mathrm{V}_{\mathrm{C}}$, controls the output current. Combining the equations we get:

$$
\mathrm{V}_{\mathrm{OUT}}=\frac{\mathrm{V}_{\mathrm{C}} \times \mathrm{n}_{\mathrm{T} 1} \times \mathrm{nT}_{3}}{3 \times \mathrm{R}_{\mathrm{S}}} \times \mathrm{R}_{\mathrm{Load}}
$$

So the control to output gain is:

$$
\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{C}}}=\frac{\mathrm{nT}_{1} \times \mathrm{nT}_{3}}{3 \times \mathrm{R}_{\mathrm{S}}} \times \mathrm{R}_{\mathrm{Load}}
$$

The maximum and minimum loads are:

$$
\begin{aligned}
\mathrm{R}_{\mathrm{Load}(\min )} & =\frac{5 \mathrm{~V}}{5 \mathrm{~A}}=1 \Omega \\
\mathrm{R}_{\mathrm{Load}(\max )} & =\frac{5 \mathrm{~V}}{0.5 \mathrm{~A}}=10 \Omega
\end{aligned}
$$

The load poles varies between:

$$
\begin{aligned}
\mathrm{fP}(\min ) & =\frac{1}{2 \times \pi \times \mathrm{R}_{\text {Load }(\max )} \times \mathrm{COUT}} \\
& =\frac{1}{2 \times \pi \times 10 \Omega \times 200 \mu \mathrm{f}}=79.6 \mathrm{~Hz} \\
\mathrm{fP}(\max ) & =\frac{1}{2 \times \pi \times \mathrm{R}_{\mathrm{Load}(\min )} \times \mathrm{COUT}} \\
& =\frac{1}{2 \times \pi \times 1 \Omega \times 200 \mu \mathrm{f}}=796 \mathrm{~Hz}
\end{aligned}
$$

The Zero due to the output capacitor ESR (max) is:

$$
\begin{aligned}
\mathrm{fZ} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{COUT}} \\
& =\frac{1}{2 \times \pi \times 50 \mathrm{~m} \Omega \times 200 \mu \mathrm{f}}=15.9 \mathrm{kHz}
\end{aligned}
$$

The Zero due to the output capacitor ESR (min) is:

$$
\begin{aligned}
\mathrm{fZ} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{COUT}} \\
& =\frac{1}{2 \times \pi \times 25 \mathrm{~m} \Omega \times 200 \mu \mathrm{f}}=31.83 \mathrm{kHz}
\end{aligned}
$$



Figure 9. Control to Output Section of a Typical Forward Converter

The control to output gain for the maximum and minimum loads are:

$$
\begin{aligned}
\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{C}}} & =\frac{\mathrm{nT}_{1} \times \mathrm{nT3}}{3 \times \mathrm{R}_{\mathrm{S}}} \times R_{\text {Load }}(\max ) \\
& =\frac{4 \times 100}{3 \times 50} \times 1=2.66(8.5 \mathrm{~dB}) \\
\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{C}}} & =\frac{\mathrm{nT}_{1} \times \mathrm{nT3}}{3 \times \mathrm{R}_{\mathrm{S}}} \times \mathrm{R}_{\mathrm{Load}(\max )} \\
& =\frac{4 \times 100}{3 \times 50} \times 10=26.6(28.5 \mathrm{~dB})
\end{aligned}
$$

The crossover frequency must now be selected. It is always a compromise between wanting to have as large a bandwidth as possible for the best transient response and wishing to keep it small enough to filter out the switching frequency ripple.

For this design we choose a crossover frequency of 60 kHz .
The required loop gain to cross at 60 kHz is:

$$
\text { Gain }=20 \log \frac{60 \mathrm{kHz}}{79.6 \mathrm{~Hz}}-28.5 \mathrm{~dB}=29 \mathrm{~dB}(28)
$$

The feedback loop is isolated from the primary by using an optocoupler. The error amplifier on the secondary side is the industry standard voltage reference circuit, the TL431. If the output voltage drops below its nominal value, the current through the LED decreases. This causes the emitter voltage of the phototransistor to decrease. This results in a higher error signal and a corresponding increase in the duty cycle.
The gain to cross at 60 kHz can be added anywhere in the feedback loop, i.e., it can be all at the optocoupler or divided between the optocoupler and the error amplifier. In this design we will divide the gain between both.

1. Choose the feedback resistors. In this case R24 and R25 $=2 \mathrm{k} \Omega$ so the current through the divider network is 1.25 mA . The optocoupler LED bias current is set for 6 mA .

$$
R_{\text {Bias }}=\frac{5 \mathrm{~V}-(2.5 \mathrm{~V}+1.4 \mathrm{~V})}{I_{\text {Bias }}}=\frac{1.8}{6 \mathrm{~mA}}=180 \Omega
$$

2. The gain of the TL431 is set by resistors R23 and R24. For a gain of 8 dB :

$$
\frac{\mathrm{R} 24}{\mathrm{R} 23}=\frac{5.1 \mathrm{k} \Omega}{2 \mathrm{k} \Omega}=2.55=8 \mathrm{~dB}
$$

3. The optocoupler gain is set by R36 and by R76 on the primary side.

$$
\text { Gain }=\frac{\mathrm{R} 76}{\mathrm{R} 36} \times \mathrm{CTR}=\frac{900 \Omega}{180}=5(13.9 \mathrm{~dB})
$$

4. We set a zero in the feedback loop at the TL431 to offset the first load pole that occurs at 79 Hz .

$$
\begin{aligned}
\mathrm{C} 18 & =\frac{1}{2 \times \pi \times \text { R23 } \times \mathrm{fp}}=\frac{1}{2 \times \pi \times 5.1 \mathrm{k} \Omega \times 79 \mathrm{~Hz}} \\
& =0.39 \mu \mathrm{~F}, \text { use } 0.33 \mu \mathrm{~F}
\end{aligned}
$$

5. On the secondary side we first set the gain of the error amplifier to get the required loop gain.

$$
29 \mathrm{~dB}-8 \mathrm{~dB}-13.9 \mathrm{~dB}=7 \mathrm{~dB}(2.16)
$$

Choosing R6 $=10 \mathrm{k} \Omega$ gives R78 $=22 \mathrm{k} \Omega$.
6. The error amplifier has a pole zero network to adjust the gain at higher frequencies. At DC the gain is determined by the ratio of R78 and R6 while at higher frequencies the gain is determined by the ratio of R90 and R6. If we place the pole at 1 kHz , and reduce the gain by a factor of four after the zero this means that C53 is:

$$
\begin{aligned}
\mathrm{C} 53 & =\frac{1}{2 \times \pi \times(\mathrm{R} 78+\mathrm{R} 90) \times \mathrm{fp}} \\
& =\frac{1}{2 \times \pi \times 27.1 \mathrm{k} \Omega \times 1 \mathrm{kHz}} \\
& =5.8 \mathrm{nF}, \text { use } 4.7 \mathrm{nF}
\end{aligned}
$$



Figure 10. Error Amplifier Feedback with Optocoupler

The zero frequency is given by:

$$
\begin{aligned}
\mathrm{fZ} & =\frac{1}{2 \times \pi \times \mathrm{R} 90 \times \mathrm{C} 53} \\
& =\frac{1}{2 \times \pi \times 5.1 \mathrm{k} \Omega \times 4.7 \mathrm{nF}}=6.6 \mathrm{kHz}
\end{aligned}
$$

We also need a pole to cancel the zero due to the ESR of the output capacitors.

$$
\begin{aligned}
\mathrm{C} 36 & =\frac{1}{2 \times \pi \times \mathrm{R} 23 \times \mathrm{fP}} \\
& =\frac{1}{2 \times \pi \times 5.1 \mathrm{k} \Omega \times 31 \mathrm{kHz}}=1 \mathrm{nF}
\end{aligned}
$$

## Leading Edge Blanking

A common problem in current mode control is erratic operation due to noise on the current sense input. The main source of this noise is the leading edge noise caused by the transformer interwinding capacitance. The CS51022A contains leading edge blanking circuitry that ignores the first 50 ns (typical) of each current sense pulse and should help eliminate the customary RC filter in the IS pin. This did not prove to be the case in this design and a small RC filter was required to add an additional 10 ns of delay.

## Startup and Bias Circuit

The circuit in Figure 11 is a simple linear regulator bootstrap circuit that supplies start-up current. When the supply is operational the emitter base junction is reverse biased and operating current is supplied from the flyback winding on the output inductor. D9 provides overvoltage protection.


## Resonant Reset

The circuit uses a resonant reset capacitor instead of the more traditional reset winding. This technique uses the resonance between the magnetizing inductance of the transformer and the total capacitance as seen by the transformer. The parasitic capacitance is difficult to measure so the main reset capacitor was chosen by experiment.

$$
f_{R}=\frac{1}{2 \times \pi \times \sqrt{L_{M} \times C_{R}}}
$$

where:

$$
C_{R}=C_{O}+C_{O S S}+C_{T}+n^{2} \times C_{B}
$$

$\mathrm{C}_{\mathrm{O}}=$ resonant capacitor;
Coss = junction capacitance of the power switch;
$C_{B}=$ junction capacitance of the Schottky diode.

Figure 11. Startup Supply
DEMONSTRATION BOARD BILL OF MATERIALS

| Qty | Ref. Des. | Description | Pkg. | Manufacturer | Manuf. P/N | Phone | Fax |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC/DC Converter |  |  |  |  |  |  |  |
| 2 | C22, C23 | $100 \mu \mathrm{~F}, 10 \mathrm{~V}$ Tant | 7343 | KOA | TMC1AE1AD107MLRH | 714-751-1185 | 714-432-7365 |
| 1 | C34 | $100 \mathrm{pF}, 500 \mathrm{~V}$ NPO | 1206 | Novacap | - | 805-295-5920 | 805-295-5928 |
| 1 | C36 | 1000 pF, X7R | 805 | Novacap | - | 805-295-5920 | 805-295-5928 |
| 1 | C38 | $22 \mu \mathrm{~F}, 35 \mathrm{~V}$ Tant | 7343 | KOA | TMC1VE1AD226MLRH | 714-751-1185 | 714-432-7365 |
| 3 | C18, C29, C43 | $0.1 \mu \mathrm{~F}$ | 805 | Novacap | - | 805-295-5920 | 805-295-5928 |
| 1 | C40 | 470 pF | 805 | Novacap | - | 805-295-5920 | 805-295-5928 |
| 1 | C41 | $0.01 \mu \mathrm{~F} 7 \mathrm{R}$ | 805 | Novacap | - | 805-295-5920 | 805-295-5928 |
| 1 | C42 | 330 pF | 805 | Novacap | - | 805-295-5920 | 805-295-5928 |
| 1 | C45 | $1.0 \mu \mathrm{~F}$ | 1825 | Novacap | - | 805-295-5920 | 805-295-5928 |
| 1 | C46 | 100 pF | 805 | Novacap | - | 805-295-5920 | 805-295-5928 |
| 1 | C37 | $680 \mathrm{pF}, 100 \mathrm{~V}$ | 805 | Novacap | - | 805-295-5920 | 805-295-5928 |
| 1 | C53 | 4700 pF X7R | 805 | Novacap | - | 805-295-5920 | 805-295-5928 |
| 1 | D10 | 11 V Zener | SOT-23 | CENTRAL | CMPZ4241B | 516-435-1110 | 516-435-1824 |
| 1 | D6 | 2-60 V Schottkys | DPAK1 | ON Semiconductor | MBRB2060CT |  |  |
| 2 | D8, D11 | G.P. Diode, 250 V | SOT-23 | DIODES | BAS21 | - | - |
| 1 | D9 | 18 V Zener | SOT-23 | CENTRAL | CMPZ5248B | 516-435-1110 | 516-435-1824 |
| 1 | Q1 | MOS Pwr FET | DPAK1 | IR | IRF634S | - | - |
| 1 | Q2 | NPN Bipolar | SOT-223 | CENTRAL | CZT3019 | 516-435-1110 | 516-435-1824 |
| 1 | R23, R90 | 5.1 k, 5\% | 603 | KOA | RM73B1J512J | 714-751-1185 | 714-432-7365 |
| 2 | R24, R25 | 2.0 k, 1\% | 603 | KOA | RK73H1JT2001F | 714-751-1185 | 714-432-7365 |
| 2 | R27, R29 | $10 \Omega, 5 \%$ | 1206 | KOA | RM73B2T100J | 714-751-1185 | 714-432-7365 |
| 2 | R36, R76 | 1.0 k, 5\% | 603 | KOA | RM73B1JT102J | 714-751-1185 | 714-432-7365 |
| 1 | R39 | $200 \mathrm{k}, 1 \%$ | 805 | KOA | RK73H2AT2003F | 714-751-1185 | 714-432-7365 |
| 1 | R38 | $10 \Omega, 5 \%$ | 603 | KOA | RM73B1JT100J | 714-751-1185 | 714-432-7365 |
| 1 | R40 | 2.49 k, 1\% | 603 | KOA | RK73H1JT2491F | 714-751-1185 | 714-432-7365 |
| 1 | R41 | 51 k, 5\% | 1206 | KOA | RM73B2BT513J | 714-751-1185 | 714-432-7365 |

DEMONSTRATION BOARD BILL OF MATERIALS (continued)

| Qty | Ref. Des. | Description | Pkg. | Manufacturer | Manuf. P/N | Phone | Fax |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC/DC Converter |  |  |  |  |  |  |  |
| 1 | R42 | 24.3 k, 1\% | 603 | KOA | RK73H1JT2432F | 714-751-1185 | 714-432-7365 |
| 2 | R43, R45 | 6.98 k, 1\% | 603 | KOA | RK73H1JT6981F | 714-751-1185 | 714-432-7365 |
| 1 | R46 | $100 \Omega, 5 \%$ | 603 | KOA | RM73B1JT101J | 714-751-1185 | 714-432-7365 |
| 3 | R6, R44, R75 | 10 k, 5\% | 603 | KOA | RM73B1JT103J | 714-751-1185 | 714-432-7365 |
| 1 | R74 | $62 \Omega, 5 \%$ | 603 | KOA | RM73B1JT181J | 714-751-1185 | 714-432-7365 |
| 1 | R77 | $100 \Omega, 5 \%$ | 1206 | Panasonic | ERJ8GEYJ101V | - | - |
| 1 | R78 | 22 k, 5\% | 603 | KOA | RM73B1JT223J | 714-751-1185 | 714-432-7365 |
| 1 | R9 | $180 \Omega, 5 \%$ | 603 | KOA | RM73B1JT181J | 714-751-1185 | 714-432-7365 |
| 1 | T1 | 25 W Pwr. Xfmr. 4:1 | - | Pulse Engineering | P0513 | - | - |
| 1 | T2 | $8 \mu \mathrm{H}$ coil w/overwind, 100:1 | - | XFRMS/spi | S26-10009 | - | - |
| 1 | T3 | $\mathrm{I}_{\text {SENSE }}$ Xfmr, 2:5 | - | GB Int'I | 2405-J | 607-785-938 | 607-785-1109 |
| 1 | U1 | CS51021AD16 | SO-16 | ON Semiconductor | CS51021AD16 |  |  |
| 1 | U2 | Optocoupler | SO-6 | ON Semiconductor | MOC8102S |  |  |
| 1 | U3 | Adjustable Reference | SOT-23 | Zetex | ZR431FCT | - | - |

Test Components

| 5 | TP1-TP5 | 1 Pin Header/Test <br> Point | - | Winpoint | 201-01-S-3-02-T | - | - |
| :---: | :---: | :--- | :---: | :--- | :--- | :--- | :---: |
| 1 | J10 | BNC Connector | BNC | Digi-Key | DKARKF1066ND | $218-681-6674$ | $218-681-3380$ |
| 5 | $\mathrm{J1-J3}, \mathrm{J5}, \mathrm{J9}$ | Turret Terminal | Turret | MillMax | $2501-1-00-44-$ <br> $00-00-07-0$ | - |  |
| 1 | U4 | LM555 Timer | SO-8 | National Semi | LM555 | - |  |
| 19 | R2, R3, R5, <br> R7, R8, R11, <br> R48-R55 | $18 \Omega, 5 \%$, <br> 3 W Wirewound | $3 W$ | KOA | SPR3180J | - |  |
| 4 | S1-S4 | SPDT Toggle | - | C\&K | 7101SDGCQE | $617-527-6400$ | $617-527-3062$ |
| 1 | Q3 | MOSFET, 0.011 m $\Omega$ | SO-8 | Int'I Rectifier | IRF7413 | - | - |
| 2 | R57, R58 | $10 \Omega, 5 \%$ | 0805 | Panasonic | ERJ6GEY100V | - | - |
| 2 | R56, R59 | $2.0 \mathrm{k}, 5 \%$ | 0805 | KOA | RM73B2AT202J | $714-751-1185$ | $714-432-7365$ |
| 1 | R60 | $13 \mathrm{k}, 5 \%$ | 0805 | KOA | RM73B2AT133J | $714-751-1185$ | $714-432-7365$ |
| 3 | C50-C52 | $0.1 \mu \mathrm{FF}, 25 \mathrm{~V}$ x7r cap | 0805 | Novacap | - | $805-295-5920$ | $805-295-5928$ |

## RESULTS AND WAVEFORMS

EFFICIENCY MEASUREMENTS

| $\mathbf{V}_{\text {IN }}$ | $\mathbf{I}_{\mathbf{I N}}$ | $\mathbf{V}_{\text {OUT }}$ | $\mathbf{I}_{\text {OUT }}$ | Efficiency |
| :---: | :---: | :---: | :---: | :---: |
| 50 | 0.095 | 4.99 | 0.5 | $52 \%$ |
| 50 | 0.319 | 4.986 | 2.5 | $78 \%$ |
| 50 | 0.621 | 4.983 | 5.0 | $80 \%$ |
| 65 | 0.079 | 4.988 | 0.5 | $48.6 \%$ |
| 65 | 0.251 | 4.982 | 2.5 | $76.3 \%$ |
| 65 | 0.478 | 4.98 | 5.0 | $80.1 \%$ |



Figure 12. Efficiency


Figure 14. Channel 1 Gate Drive, Channel 2 Vds Reset Pulse

THERMAL DATA: BOARD UNDER LOAD*

| $\mathrm{T}_{\mathrm{A}}=23^{\circ} \mathrm{C}$ | $\mathbf{I}_{\text {LOAD }}=$ <br> 75 mA <br> $\mathbf{V}_{\text {IN }}=\mathbf{4 8} \mathrm{V}$ | $\mathbf{I}_{\text {LOAD }}=$ <br> 5.0 A <br> $\mathbf{V}_{\text {IN }}=36 \mathrm{~V}$ | $\mathbf{I}_{\text {LOAD }}=$ <br> 5.0 A <br> $\mathbf{V}_{\text {IN }}=72 \mathrm{~V}$ |
| :--- | :---: | :---: | :---: |
| T 1 | $50^{\circ} \mathrm{C}$ | $98^{\circ} \mathrm{C}$ | $102^{\circ} \mathrm{C}$ |
| T 2 | $31^{\circ} \mathrm{C}$ | $102^{\circ} \mathrm{C}$ | $103^{\circ} \mathrm{C}$ |
| T3 | $38^{\circ} \mathrm{C}$ | $66^{\circ} \mathrm{C}$ | $74^{\circ} \mathrm{C}$ |
| Q1 (IRF634) | $35^{\circ} \mathrm{C}$ | $76^{\circ} \mathrm{C}$ | $75^{\circ} \mathrm{C}$ |
| D6 (MBR82060CT) | $33^{\circ} \mathrm{C}$ | $114^{\circ} \mathrm{C}$ | $112^{\circ} \mathrm{C}$ |
| U1 (CS51021A) | $35^{\circ} \mathrm{C}$ | $55^{\circ} \mathrm{C}$ | $55^{\circ} \mathrm{C}$ |
| C 38 | $35^{\circ} \mathrm{C}$ | $61^{\circ} \mathrm{C}$ | $61^{\circ} \mathrm{C}$ |

*Board should only be run with dynamic load at elevated temperatures.


Figure 13. Channel 1 Gate Drive, Channel 2 V Slope


Figure 15. $\mathrm{V}_{\text {OUT }}$ During Load Transient from 0.5 A to 5.0 A

## CS51021ADEMO/D

The Bode plots for the finished circuit are shown in Figures 16 through 19. These were measured using the Venable Industries Model 260 Frequency Response Analyzer and plotted in Microsoft ${ }^{\circledR}$ Excel.


Figure 16. CS51022A Gain and Phase at Half Load (2.5 A)


Figure 17. CS51022A Gain and Phase at Minimum Load (500 mA)


Figure 18. CS51022A Gain and Phase at Full Load (5.0 A)


Figure 19. CS51022A Gain Plots for Different Loads


Figure 20. Startup


Figure 22. Half Load


Figure 24. Full Load


Figure 21. Min. Load Condition


Figure 23. Half Load Showing I Probe


Figure 25. Transient Response Min. to 2.5 A


Figure 26. Short Circuit Condition


Figure 27. Transient Response 2.5 A to Min. Load

ELTest (Automated Power Supply Test System) Performance Graphs


Figure 28. Input Current vs Load


Figure 29. Load Regulation


Figure 30. PC Board Layout


Figure 31. Component Side Copper


Figure 32. Solder Side Copper

Microsoft is a registered trademark of Microsoft Corporation in the United States and/or other countries.
ON Semiconductor and (OiN are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## ITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

