Is Now Part of


## ON Semiconductor ${ }^{\circledR}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

[^0]
## Application Note 4116 <br> A Fairchild Power Switch (FPS) based on Switched Mode Power Supply for LCD Monitor Use

## 1. Introduction

This application note describes a complete flyback switched mode power supply that uses a Fairchild Power Switch. The MOSFET and its control IC are built into one package. The MOSFET is in fact a SenseFET. Various protection features are also included. Fairchild Power Switch can enhance the reliability and productivity of the system when compared to other designs. The FS6M series has a more avalanche rugged SenseFET than the previous Fairchild Power Switch series. The FS6M series features include burst mode operation for low power consumption in DPMS mode. This application note describes the features and design considerations of the

FS6M series for the LCD monitor power supply and adaptor, which improves upon the existing KA5X-series.
FS6Mxx652RT has one package type: TO-220F-5L as shown below. Fairchild Power Switch is classified according to the voltage and current rating of the internal SenseFET. The FS6M series parts with absolute voltage and absolute current ratings of $650 \mathrm{~V} / 7 \mathrm{~A}$ and $650 \mathrm{~V} / 12 \mathrm{~A}$. When in power saving mode, the FS6M series pulls down the output voltages to a predetermined level and enters burst mode with a switching frequency of 70 kHz .


Figure 1-1. Package Line-Up

Table 1: Product Line-up (LCD Monitor Application)

| Product | Rating | Package |
| :---: | :---: | :---: |
| FS6M07652RTC | $7 \mathrm{~A} / 650 \mathrm{~V}$ | TO-220F-5L |
| FS6M12653RTC | $12 \mathrm{~A} / 650 \mathrm{~V}$ | TO-220F-5L |

## 2. Internal Block and Important Features

### 2.1 Internal Block and Features

- Pulse by pulse current limiting
- Fixed frequency $(70 \mathrm{kHz})$
- Internal Burst Mode Controller for DPMS
- Internal high voltage SenseFET (QFET)
- World wide Input voltage
- Optimum Gate Driver
- Low Standby Power Consumption (Low start-up current \& low operating current)
- Various Internal Protection Circuits
- Over Voltage Protection (OVP) (Auto-restart)
- Over Load Protection (OLP) (Auto-restart)
- Over Current Latch (OCL) (Auto-restart)
- Thermal Shutdown Protection (TSD) (Latch)
- Soft start


Figure 2-1. Internal Block Diagram

### 2.2 Starting Resistance Design And UVLO

Input voltage range: $80 \sim 265 \mathrm{~V}$ (Ac)
At Minimum Input Voltage $\mathrm{Va}(\mathrm{dc})$, the starting
resistance is

$$
\begin{gathered}
\mathrm{Va}(\mathrm{dc}) \\
=113 \mathrm{~V}(\mathrm{Vp}=80 \sqrt{2}) \\
\text { Rstart }=113 \div 200 \mu \mathrm{~A}=565 \mathrm{~K}
\end{gathered}
$$

and, at Maximum Input Voltage $\mathrm{Va}(\mathrm{dc})$, the power loss is

$$
\begin{aligned}
& \mathrm{Va}(\mathrm{dc}) \cong 373 \mathrm{~V} \quad(\mathrm{Vp}=265 \sqrt{2}) \\
& \mathrm{P}(\mathrm{loss})=\frac{\mathrm{Vac}(\mathrm{dc})^{2}}{\text { Rstart }}=0.246 \mathrm{~W}
\end{aligned}
$$

$$
\text { Select: Rstart }=565 \mathrm{~K} \Omega / 0.5 \mathrm{~W}
$$

At the minimum voltage, the starting resistance is set to ensure that the current through it is larger than the maximum start up current for the Fairchild Power Switch ( $170 \mu$ A). The starting resistor produces a starting current, which charges the $\mathrm{V}_{\mathrm{CC}}$ capacitor. The Fairchild Power Switch starts switching the internal SenseFET when the $\mathrm{V}_{\mathrm{CC}}$ voltage becomes greater than 15 V (the start voltage).
Once it starts to operate, the current drawn by the control IC suddenly increases to 10 mA . The starting resistor cannot source this and consequently, the transformer auxiliary winding supplies most of the IC current after start up. The start time will be delayed if the $\mathrm{V}_{\mathrm{CC}}$ capacitor is too large, so a moderate size capacitor should be used. Generally, $22 \sim 47 \mu \mathrm{~F}$ capacitor values are considered good. This operation is described in Figure 2-2. $\mathrm{V}_{\mathrm{CC}}$ only needs to be maintained above 9 V after starting, but should be set so that OVP (Min. $\mathrm{V}_{\mathrm{CC}}$ voltage above 30 V ) is not triggered. Approximately 24 V is appropriate for the $\mathrm{V}_{\mathrm{CC}}$ voltage.


Figure 2-2. Start-up Waveform


Figure 2-3. UVLO Block

### 2.3 Fairchlid Power Switch Protection Circuit

The Fairchild Power Switch has several self-protection circuits, which can be used without adding external components, thus providing system reliability without increasing cost.
Under auto restart mode, protection circuits become deactivated when $\mathrm{V}_{\mathrm{CC}}$ falls below 9 V (stop voltage), after which Fairchild Power Switch tries to restart. Under latch mode, protection circuits become deactivated only when $\mathrm{V}_{\mathrm{CC}}$ falls to 6.5 V (reset voltage), then Fairchild Power Switch tries to restart. When $\mathrm{V}_{\mathrm{CC}}$ drops to 9 V due to latch protection, the operating current of the IC drops from 10 mA to $100 \mu \mathrm{~A}$. Therefore the $\mathrm{V}_{\mathrm{CC}}$ capacitor starts to charge towards 15 V through the starting resistor. For $\mathrm{V}_{\mathrm{CC}}$ to fall to 6.5 V (reset voltage), the input voltage must be removed.

### 2.3.1 Over Load Protection (OLP)

Overload as described here is different from a load short circuit. It is a condition where a load becomes greater than the preset level, though it is operating normally. Essentially, the overload protection circuit forces the Fairchild Power Switch to stop its operation if the load draws a higher current then the predetermined maximum value.
A problem associated with this type of protection circuit is that it can trigger erroneously on load transients. As a security measure, the Fairchild Power Switch triggers the protection circuit after a specific time delay. This avoids false triggering on short load transients. The above operations are executed as follows. Since the Fairchild Power Switch uses current mode control, maximum switch current is limited internally.
For a fixed input voltage, this limits the power. Therefore, if the power at the output exceeds this maximum, $\mathrm{V}_{\mathrm{O}}$ shown in figure 2-4 becomes less than the set voltage, and the KA431(LM431) can draw only the allowed minimum current. As a result, the photo-transistor's current becomes zero. If all the current of the 0.9 mA current source flows through the internal resistor $(2.5 \mathrm{R}+\mathrm{R}=3.3 \mathrm{~K})$, Vfb becomes approximately 3 V . At this time the $2 \mu \mathrm{~A}$ current source starts to charge Cfb . Because the photo transistor's current is zero, Vfb continues to increase. The Fairchild Power Switch shuts down when Vfb reaches 7.5 V . The shutdown delay time can be easily determined as the time required to increase the Cfb
by 4.5 V (from 3 V to 7.5 V ) using $2 \mu \mathrm{~A}$. When Cfb is 47 nF , delay time is approximately 100 ms . Fairchild Power Switch will not shut down within this time. Increasing Cfb to get a longer delay time can become a problem, because Cfb is an important parameter in determining the SMPS dynamic response time.
One method to delay the shutdown time is to add a resistor between the F/B pin and GND and to subtract the amount of the delay current. When the $4.7 \mathrm{M} \Omega$ resistor was used experimentally with Cfb of 47 nF , shutdown time was almost doubled to $180 \sim 200 \mathrm{~ms}$. When Vfb voltage is 7.5 V , the current flowing to the $4.7 \mathrm{M} \Omega$ resistor is approximately $1.6 \mu \mathrm{~A}$.

To obtain the same results, a zener diode (approx. 3.9V) can be series connected to a capacitor $(47 \mathrm{nF})$ which can then be parallel connected to Cfb as shown in Figure 2.4.


Figure 2-4. Fairchild Power Switch (FPS) Long Delayed Shutdown

### 2.3.2 Over Voltage Protection

Fairchild Power Switch has self protection features that function even when abnormal states occur such as an open or short circuits in the feedback loop. When the feedback terminal shorts as viewed from the primary side, the feedback terminal voltage becomes zero and prevents switching from starting. If it opens, the protection circuit acts as an over voltage protection circuit. When there is an abnormal state or a possibility of opening due to improper soldering etc. in the secondary side feedback circuit, the primary side continues to switch using the maximum set current until the protection circuit starts to operate. In such instances, it is common for the secondary side voltage to become greater than the rated voltage, which can lead to a fuse blowing or, more seriously, a fire if a protection circuit is not in place. Even if this was not the case, ICs immediately connected to the secondary output without a regulator can be destroyed. Therefore, the Fairchild Power Switch employs the over voltage protection circuit to protect against feedback anomalies. The Fairchild Power Switch $\mathrm{V}_{\mathrm{CC}}$ is proportional to the output voltage. When the Fairchild Power Switch $\mathrm{V}_{\mathrm{CC}}$ exceeds 33 V , the over voltage protection feature is triggered. Therefore, $\mathrm{V}_{\mathrm{CC}}$ must be maintained at less than 30 V during normal operation.

### 2.3.3 Over Current Protection (OCP).

The existing concept of Ipeak control does not go beyond limiting the amount of current during normal operation. The OCP block prevents damage to Fairchild Power Switch from abnormal states, such as a diode or a load short. A diode or a load short causes a large current to flow through the SenseFet for a short time. This can be tens of amperes. The leading edge blanking circuit sets the minimum turn on time at 600 nS . Tens of amperes for 600 nS could destroy the Fairchild Power Switch and so the OCL block senses this instantaneous current and latches like the existing protection circuit.


Figure 2-5. Over Current Latch (OCL)

## 3. Display Power Management Signalling (DPMS) Design Method

With high interest in power management recently, much effort has been concentrated in implementing the DPMS
mode. The FS6S series uses burst mode for DPMS in order to achieve cost effectiveness and minimize the power consumption.

### 3.1 Burst Mode Operation

The FS6S-series has a particularly useful function for the DPMS mode: burst mode operation. Normally, customers use an auxiliary power system for DPMS in large monitors. This method can lower power consumption but increases costs. The FS6S-series can drop the output voltage with only minimal external components by using burst mode. This reduces power loss in DPMS mode. In the DPMS mode, Vfb is pulled low by the external micro-controller.

### 3.2 Implementation of the Burst Mode

The required circuit for implementing the burst mode is shown in Figure 4-1. Q1, D1, Rx, R5 and R6 are added to the secondary feedback network. During normal operation, Q1 is on, which isolates Rx from the feedback network.
Vo2 is sensed and the amplified error is transferred to the primary side through the photo coupler. By turning off Q1, Rx is connected to the feedback network.
The error amplifier increases the current through the photo coupler, and thus Vfb of the FS6S-series drops to zero. Therefore no additional opto coupler is required to switch into burst mode. Rx can be calculated by the following equation when KA431(LM431) is used as an error amp.

$$
\mathrm{Rx}<\frac{\mathrm{R} 7 \times \mathrm{R} 8\left(\mathrm{Vol}-2.5-\mathrm{V}_{\mathrm{DI}}\right)}{2.5(\mathrm{R} 7+\mathrm{R} 8)-\mathrm{R} 8 \cdot \mathrm{Vo} 2}
$$

where Vo1 and Vo2 are the reduced voltages in burst mode.


Figure 3-1. Rx Setting circuit for Burst mode operation

### 3.3 Experiment of the Burst mode operation

### 3.3.1 Vcc/Vds/ Vregin/Vregout waveform at the Burst Mode operation



Figure 3-2. Vcc / Vds at the Burst mode operation


Figure 3-3. Vregin / Vregout at the Burst mode operation

Experimental results are shown in, Figure 4-2 and
Figure 4-3. With minimum load and normal operation:
$\mathrm{Vac}=240 \mathrm{~V}, \mathrm{Pin}=4.82 \mathrm{~W}, \mathrm{~V}_{\mathrm{CC}}=18 \mathrm{~V}, \mathrm{Vo}=12.24 \mathrm{~V}$.
When Fairchild Power Switch operates Burst Mode:
Pin $=2.72 \mathrm{~W}, \mathrm{~V}_{\mathrm{CC}}=11 \sim 12 \mathrm{~V}, \mathrm{Vo}=6.7 \mathrm{~V}$.

## 4. Application for the LCD Monitor

### 4.1 Flyback converter demo circuit for LCD Monitor



Figure 4-1. Fairchild Power Switch (FPS) Flyback Converter DEMO BOARD for the LCD Monitor

### 4.2 Part List for Fairchild Power Switch (FPS) Flyback Converter DEMO BOARD for the LCD Monitor

| Part | Value | Note | Part | Value | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Fuse |  |  | C204 | $1000 \mu \mathrm{~F} 10 \mathrm{~V}$ | Electrolytic Capacitor |
| F101 | 250V/2A | - | C205 | 47 nF 50 V | Electrolytic Capacitor |
| NTC |  |  | C206 | $100 \mu \mathrm{~F} 10 \mathrm{~V}$ | Electrolytic Capacitor |
| RT101 | 5D-9 | - | C301 | 4.7 nF | Polyester Film Cap |
| Resistor |  |  | - | - | - |
| R101 | 560 K | 1/2W | - | - | - |
| R102 | 390K | 1W | - | - | - |
| R103 | 47K | 2W | - | - | - |
| R104 | 22 | 1/4W | - | - | - |
| R201 | 1K | 1/4W | Diode |  |  |
| R202 | 1.2 K | 1/4W | D101 | UF4007 | - |
| R203 | 1.2K | 1/4W | D102 | TVR10G | - |
| R204 | 0.9 K | 1/4W | D201 | UGF8DT | - |
| R205 | 2.7 K | 1/4W | D202 | MBRF1045 | - |
| R206 | 2.7 K | 1/4W | D203 | TVR10G | - |
| R207 | 4.7K | 1/4W | - | - | - |
| R208 | 4.7K | 1/4W | - | - | - |
| R209 | 0.22 K | 1/4W | - | - | - |
| R210 | 38 | 1/4W | Bridge Diode |  |  |
| Capacitor |  |  | BD1 | 2KBP06M 3N257 | - |
| C101 | 100nF 275VAC | Box Capacitor | Inductor |  |  |
| C102 | 100nF 275VAC | Box Capacitor | L201 | $5 \mu \mathrm{H}$ | - |
| C103 | 82 $\mu \mathrm{F} 400 \mathrm{~V}$ | Electrolytic Capacitor Film Capacitor | L202 | $6 \mu \mathrm{H}$ | - |
| C104 | 22 nF 630 V |  | Line Filter |  |  |
| C105 | $0.22 \mathrm{nF} \mathrm{1KV}$ | Ceramic Capacitor | LF101 | 13 mH | - |
| C106 | $1 \mu \mathrm{~F} 50 \mathrm{~V}$ | Electrolytic Capacitor | IC |  |  |
| C107 | 47nF 50V | Electrolytic Capacitor | IC101 | FS6S07652RT | $\begin{aligned} & \text { FPSFPS(2A 650V): } \\ & \text { Fairchild } \end{aligned}$ |
| C108 | $33 \mu \mathrm{~F} 50 \mathrm{~V}$ | Electrolytic Capacitor | IC201 | KA431 (LM431) | Voltage reference Fairchild |
| - | - | - | IC202 | KA7805 | Voltage regulator Fairchild |
| - | - | - | IC301 | HC11A817A | Photo Coupler/QT |
| C201 | $470 \mu \mathrm{~F} 25 \mathrm{~V}$ | Electrolytic Capacitor | Q201 | KSC945 | Transistor Fairchild |
| C202 | $470 \mu \mathrm{~F} 25 \mathrm{~V}$ | Electrolytic Capacitor | - | - | - |
| C203 | $1000 \mu \mathrm{~F} 10 \mathrm{~V}$ | Electrolytic Capacitor | - | - | - |

### 4.3 Transformer Specification

1. SCHEMATIC DIAGRAM. (TOP VIEW)


* THE ' $\bullet$ ' MARKS ARE START POINT.


## 2. WINDING SPECIFICATION

| N0. | $\operatorname{PIN}(\mathrm{S} \rightarrow \mathrm{F})$ | WIRE | TURNS | WINDING METHOD |
| :---: | :---: | :---: | :---: | :---: |
| Np/2 | $2 \rightarrow 1$ | $0.3 \phi \times 1$ | 40 | S0LENOID WINDING |
| INSULATION : POLYESTER TAPE $\mathrm{t}=0.050 \mathrm{~mm}$, 2Layer |  |  |  |  |
| Nv2 | $8 \rightarrow 7$ | $0.3 \phi \times 4$ | 4 | CENTER WINDING |
| INSULATION : POLYESTER TAPE $\mathrm{t}=0.050 \mathrm{~mm}$, 2Layer s |  |  |  |  |
| Nvcc | $5 \rightarrow 6$ | $0.2 \phi \times 1$ | 24 | CENTER WINDING |
| INSULATION : POLYESTER TAPE $\mathrm{t}=0.050 \mathrm{~mm}$, 2Layer s |  |  |  |  |
| $\mathrm{N}_{\mathrm{v} 1}$ | $12 \rightarrow 10$ | $0.3 \Phi \times 2$ | 13 | CENTER WINDING |
| INSULATION : POLYESTER TAPE $\mathrm{t}=0.050 \mathrm{~mm}$, 2Layer s |  |  |  |  |
| Np/2 | $3 \rightarrow 2$ | $0.3 \phi \times 1$ | 40 | SOLENOID WINDING |
| OUTER INSULATION : POLYESTER TAPE t=0.050mm, 2Layers |  |  |  |  |

## 3. ELECTICAL CHARACTERISTIC

| CLOSURE | PIN | SPEC. | REMARKS |
| :---: | :---: | :---: | :---: |
| INDUCTANCE | $1-3$ | $650 \mathrm{uH} \pm 10 \%$ | $100 \mathrm{KHz}, 1 \mathrm{~V}$ |
| LEAKAGE L | $1-3$ | 10 uH MAX. | 2nd ALL SHORT |

4. CORE \& BOBBIN

CORE : EFD3030
BOBBIN : EFD3030

Figure 4-2. FS6M07652RT Transformer Spec for LCD Monitor

## 5. Example Transformer Design for a Monitor SMPS

When designing the transformer for a LCD monitor SMPS several parameters should be taken into account. Input and output voltages will determine the windings. Consideration should be given to the switching frequency range, continuous and discontinuous current modes and core size. A typical design sequence is as follows:

## 5-1. Determine System Specifications:

Output Power, $\mathrm{P}_{\mathrm{O}}=30 \mathrm{~W}$ (at 12 and 3.3 V ) Vac input range $=85$ to 265Vac (universal input), 60 Hz Efficiency $\eta \geq 70 \%$

## 5-2. Determine Minimum Dc Input Voltage ( $\mathrm{V}_{\text {min }}$ ), Primary Peak Current ( $\mathrm{I}_{\text {peak }}$ ) And Primary Rms Current ( $\mathrm{I}_{\mathrm{rms}}$ ).

When the SMPS operates at the same output power for all ac inputs, the maximum peak drain current occurs at the minimum input voltage $\left(\mathrm{V}_{\text {min }}\right)$. Also, $\mathrm{V}_{\text {min }}$ will exhibit the largest ripple voltage $(\Delta \mathrm{V})$ at that time. The dc link capacitor $\mathrm{C}_{\text {in }}$ is charged and discharged at 120 Hz (Figure 5-1).


Figure 5-1. If power output stays constant as the ac input varies, peak current drain will occur at $\mathrm{V}_{\text {min }}$. Also, the largest ripple on $V_{\text {min }}$ occurs at this point; dc link capacitor $\mathrm{C}_{\mathrm{in}}$ charges/discharges at 120 Hz .
a. Calculate energy discharge time, $\mathrm{T}_{\mathrm{d}}$ :

$$
\mathrm{Td}=\frac{1}{\mathrm{fs}} \times \frac{1}{4} \times\left(1+\frac{\arcsin \frac{\mathrm{Vmin}}{\mathrm{Vmin}, \mathrm{peak}}}{\frac{\pi}{2}}\right)
$$

b. Calculate dc link capacitor, $\mathrm{C}_{\mathrm{in}}$ :

Win $=\operatorname{Pin} \times \operatorname{Td}\left(\begin{array}{r}\text { Win }=\text { input energy during discharge } \\ \text { Pin }=\text { input power }\end{array}\right.$
Win $=\frac{1}{2} \cdot \mathrm{Cin} \cdot\left(\mathrm{V}^{2} \min\right.$, peak $\left.-\mathrm{V}^{2} \min \right)$
c. For this charger:

$$
\begin{aligned}
& \mathrm{Td}=6.78 \mathrm{~ms}\left(\mathrm{~V}_{\min }, \text { peak }=85 \sqrt{2}, \mathrm{~V}_{\min }=85 \sqrt{2}-20\right) \\
& \mathrm{Win}=\frac{\text { Pout }}{\eta} \cdot \mathrm{Td}=\frac{30}{0.7} \times 6.78 \mathrm{~ms}=0.29 \mathrm{~J}
\end{aligned}
$$

d. Assume 20Vac of ripple, from which:

$$
\begin{aligned}
\operatorname{Cin} & =\frac{2 \mathrm{Win}}{\mathrm{~V}^{2} \min , \text { peak }-\mathrm{V}^{2} \min } \\
& =\frac{2 \times 0.29}{(\sqrt{2} \times 85)^{2}-(\sqrt{2} \times 85-20)^{2}}=132 \mu \mathrm{~F}
\end{aligned}
$$

However, $132 \mu \mathrm{~F}$ is not a standard value of capacitor. Hence, to calculate the true $\mathrm{V}_{\min }$, select the nearest standard value for $C_{i n}(82 \mu \mathrm{~F})$ and substitute it above, solving for $\mathrm{V}_{\text {min }}=86 \mathrm{~V}$.
e. Primary current reaches its $I_{\text {peak }}$ value at $V_{\text {min }}$ and maximum duty ( $\mathrm{D}_{\max }$ ). Also in most current mode SMPSs, $\mathrm{D}_{\max }$ should be kept below $50 \%$ to eliminate any possibility of sub harmonic instabilities.

$$
I_{\text {peak }}=\frac{2 \times P_{o}}{\eta \times V_{\min } \times D_{\max }}=\frac{2 \times 30}{0.7 \times 86 \times 0.45} \cong 2.2 \mathrm{~A}
$$

Primary $I_{\text {rms }}$ can be derived from $I_{\text {peak }}$ :

$$
I_{\mathrm{rms}}=I_{\mathrm{peak}} \times \sqrt{\frac{\mathrm{D}_{\mathrm{max}}}{3}}=2.2 \times \sqrt{\frac{0.45}{3}}=0.85 \mathrm{~A}
$$

## 5-3. Determine Primary Inductance, Lp :

This is the primary inductance needed to transfer the required power from primary to secondary.

$$
\mathrm{L}_{\mathrm{P}}=\frac{\mathrm{D}_{\max } \times \mathrm{V}_{\min }}{\Delta \mathrm{I} \times \mathrm{f}_{\mathrm{s}}}=\frac{0.45 \times 86}{0.85 \times 70 \times 10^{3}}=650 \mu \mathrm{H}
$$

It is recommended to select the minimum synchronous frequency as the switching frequency, $\mathrm{f}_{\mathrm{s}}$, of the monitor application.

## 5-4. Determine Core Size:

The core used must be able to store the required peak energy in a small gap without saturation and with acceptable core losses. The following equation is commonly used to ensure proper core size (area product) in a saturation limited case.

$$
A P=A_{e} \cdot A_{W}=\left[\frac{L_{p} \cdot I_{p} \cdot I_{r m s} \cdot 10^{8}}{420 \cdot \mathrm{~K} \cdot \mathrm{~B}_{\mathrm{m}}}\right]^{1.31} \mathrm{~cm}^{2}
$$

where, $A_{w}=$ magnetic window area, $\mathrm{cm}^{2}$
$\mathrm{A}_{\mathrm{e}}=$ magnetic cross section area, $\mathrm{cm}^{2}$
$\mathrm{K}=$ core utilization factor, 0.2
$\mathrm{B}_{\mathrm{m}}=$ maximum flux density, Teasel; therefore,
$\mathrm{AP}=\left(\frac{650 \times 10^{-6} \times 1.52 \times 0.85 \times 10^{4}}{420 \times 0.2 \times 0.1}\right)^{1.31}=2.47 \mathrm{~cm}^{2}$

From the catalog data, select the smallest ferrite core available with an area product, AP, that exceeds the calculated value. The specifications of the selected core, EFD3030 are AP $=2.47 \mathrm{~cm}^{2}$
$\mathrm{A}_{\mathrm{w}}=2.23 \mathrm{~cm}^{2}$,
$\mathrm{A}_{\mathrm{e}}=1.07 \mathrm{~cm}^{2}$

## 5-5. Determine Primary Turns, $\mathrm{N}_{\mathrm{p}}$ :

$$
\begin{gathered}
\text { Ton }(\max )=\frac{1}{\mathrm{fs}} \times \mathrm{D}_{\max } \\
=\frac{1}{70 \times 10^{3}} \times 0.45 \\
=6.43 \mu \mathrm{~S}
\end{gathered}
$$

From Faraday's law, the minimum number of primary turns can be expressed as

$$
\mathrm{N}_{\mathrm{P}(\min )}=\frac{\mathrm{V}_{\min } \times \mathrm{T}_{\mathrm{on}(\max )}}{\Delta \mathrm{B}_{\mathrm{m}} \times \mathrm{A}_{\mathrm{e}}}=\frac{86 \times 6.43 \times 10^{-6}}{0.1 \times 69 \times 10^{-6}}=80[\text { turns }]
$$

where, $T_{\text {on(max) }}$ is maximum turn on time, and $\Delta B_{m}$ is maximum peak to peak flux density swing

## 5-6. Determine Secondary Turns, $\mathbf{N}_{\mathbf{s}}$ :

Using the Volt-seconds equation, the turns ratio $\mathrm{n}=\mathrm{N}_{\mathrm{p}} / \mathrm{N}_{\mathrm{s}}$ can be calculated at maximum duty ratio, as

$$
\mathrm{n}=\frac{\mathrm{v}_{\text {min }} \times \text { Duty }_{\max }}{\left(\mathrm{v}_{\mathrm{o}}+\mathrm{v}_{\mathrm{d}}\right) \times\left(1-\text { Duty }_{\max }\right)}=6
$$

where, $\mathrm{V}_{\mathrm{o}}=$ output voltage, and $\mathrm{V}_{\mathrm{d}}=$ diode forward voltage drop; hence,

$$
\mathrm{N}_{\mathrm{S}}=\frac{\mathrm{N}_{\mathrm{p}}}{\mathrm{n}}=\frac{80}{6}=13[\text { turns }]
$$

## 5-7. Determine Bias Turns, $\mathrm{N}_{\mathrm{b}}$, And Auxiliary Turns, $\mathrm{N}_{\mathrm{a}}$ :

Secondary side calculation in volts per turn units is

$$
\text { Secondary Volt/turn }=\frac{\mathrm{V}_{\mathrm{s}}}{\mathrm{~N}_{\mathrm{s}}}=\frac{12}{13}=1[\mathrm{~V} / \text { turn }]
$$

The bias side must have same volts-per turn value as the secondary side and so can be calculated as

$$
\mathrm{N}_{\mathrm{b}}=\frac{\mathrm{V}_{\mathrm{b}}}{\mathrm{~V} / \mathrm{N}}=\frac{24}{1}=24[\text { turns }]
$$

Auxiliary turns are calculated using the same volts per unit.

Author: FAIRCHILD Wonsob Lee
Experience: Participated in the development of Fairchild Power Switch(FPS) in 1998.
Presently, responsible for the development and application of IC for the monitor.
E-mail: sobi@fairchildsemi.co.kr
Tel: 82-32-680-1834
Fax: 82-32-680-1317

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

