# LV8760T/LV8761V



#### **Bi-CMOS LSI**

# Forward/Reverse H-bridge Driver Application Note

#### Overview

The LV8760T /LV8761V are an H-bridge driver that can control four operation modes (forward, reverse, brake, and standby) of a motor. The low on-resistance, zero standby current, highly efficient IC is optimal for use in driving brushed DC motors for office equipment.

#### Function

- Forward/reverse H-bridge motor driver: 1 channel
- Built-in current limiter circuit
- Built-in thermal protection circuit
- Built-in short-circuit protection function
- Unusual condition warning output pin (LV8761V only)
- Short-circuit protection circuit selectable from latch-type or auto reset-type (LV8761V only)

#### **Typical Applications**

- MFP (Multi Function Printer)
- PPC (Plain Paper Copier)
- LBP (Laser Beam Printer)
- Photo Printer
- Scanner
- Industrial
- Cash Machine
- Entertainment

## **Pin Assignment**







Top view

#### SSOP36J (275mil)

TSSOP20J (225mil)

## **Package Dimensions**

Unit: mm (typ)





Caution: The package dimension is a reference value, which is not a guaranteed value.

# **Recommended Soldering Footprint**



|                  |          | (Unit:mm) |
|------------------|----------|-----------|
| Reference symbol | TSSOP20J | SSOP36J   |
|                  | (225mil) | (275mil)  |
| eE               | 5.80     | 7.00      |
| е                | 0.65     | 0.8       |
| b3               | 0.32     | 0.42      |
| 11               | 1.00     | 1.00      |
| Х                | (4.3)    | (4.0      |
| Y                | (2.8)    | (3.5)     |

# **Block Diagram**



| Selection Guide |                                            |                                        |  |  |
|-----------------|--------------------------------------------|----------------------------------------|--|--|
| Part Number     | Short-circuit protection                   | Package                                |  |  |
| LV8760T         | Latch-type                                 | TSSOP20J (225mil) with Exposed Die-Pad |  |  |
| LV8761V         | Latch-type/Auto reset-type, Warning output | SSOP36J (275mil) with Exposed Die-Pad  |  |  |

# Specifications

#### Absolute Maximum Ratings at Ta = 25°C

| Parameter                   | Symbol              | Conditions              | Ratings                      | Unit |
|-----------------------------|---------------------|-------------------------|------------------------------|------|
| Supply voltage              | VM max              |                         | 38                           | V    |
|                             | V <sub>CC</sub> max |                         | 6                            | V    |
| Output peak current         | I <sub>O</sub> peak | tw $\leq$ 20ms, duty 5% | 4                            | А    |
| Output continuous current   | I <sub>O</sub> max  |                         | 3                            | А    |
| Logic input voltage         | VIN                 |                         | -0.3 to V <sub>CC</sub> +0.3 | V    |
| Allowable power dissipation | Pd max              | LV8760T *               | 3.3                          | W    |
|                             |                     | LV8761V *               | 3.15                         | W    |
| Operating temperature       | Topr                |                         | -20 to +85                   | °C   |
| Storage temperature         | Tstg                |                         | -55 to +150                  | °C   |

\* Specified circuit board: 90mm×90mm×1.6mm, glass epoxy 2-layer board (2S0P), with backside mounting.

Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.

Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### Recommended Operating Conditions at $Ta = 25^{\circ}C$

| Deveryoter           | Currente el | Conditions |     | 1.1 |                      |      |
|----------------------|-------------|------------|-----|-----|----------------------|------|
| Parameter            | Symbol      | Conditions | min | typ | max                  | Unit |
| Supply voltage range | VM          |            | 9   |     | 35                   | V    |
|                      | Vcc         |            | 3   |     | 5.5                  | V    |
| VREF input voltage   | VREF        |            | 0   |     | V <sub>CC</sub> -1.8 | V    |
| Logic input voltage  | VIN         |            | 0   |     | V <sub>CC</sub>      | V    |

#### Electrical Characteristics at Ta = 25°C, VM = 24V, V<sub>CC</sub> = 5V, VREF = 1.5V

| Deremeter                                  | Sympol              | umbol Conditions                               |      | Ratings |              |           |  |
|--------------------------------------------|---------------------|------------------------------------------------|------|---------|--------------|-----------|--|
| Parameter                                  | Symbol              |                                                | min  | typ     | max          | Onit      |  |
| General                                    |                     |                                                |      |         |              |           |  |
| Standby mode current drain 1               | IMst                | PS = "L"                                       |      |         | 1            | μA        |  |
| Standby mode current drain 2               | I <sub>CC</sub> st  | PS = "L"                                       |      |         | 1            | μA        |  |
| Operating mode current drain 1             | IM                  | PS = "H", IN1 = "H", with no load              |      | 1       | 1.3          | mA        |  |
| Operating mode current drain 2             | ICC                 | PS = "H", IN1 = "H", with no load              |      | 3       | 4            | mA        |  |
| VREG output voltage                        | VREG                | $I_{O} = -1mA$                                 | 4.75 | 5       | 5.25         | V         |  |
| V <sub>CC</sub> low-voltage cutoff voltage | VthV <sub>CC</sub>  |                                                | 2.5  | 2.7     | 2.9          | V         |  |
| Low-voltage hysteresis voltage             | VthHIS              |                                                | 120  | 150     | 180          | mV        |  |
| Thermal shutdown temperature               | TSD                 | Design guarantee *                             | 155  | 170     | 185          | °C        |  |
| Thermal hysteresis width                   | ΔTSD                | Design guarantee *                             |      | 40      |              | °C        |  |
| Output block                               |                     |                                                |      |         |              |           |  |
| Output on resistance                       | Ron1                | $I_{O} = 3A$ , sink side                       |      | 0.2     | 0.25         | Ω         |  |
|                                            | Ron2                | $I_{O} = -3A$ , source side                    |      | 0.32    | 0.40         | Ω         |  |
| Output leakage current                     | l <sub>O</sub> leak | $V_{O} = 35V$                                  |      |         | 50           | μA        |  |
| Rising time                                | tr                  | 10% to 90%                                     |      | 200     | 500          | ns        |  |
| Falling time                               | tf                  | 90% to 10%                                     |      | 200     | 500          | ns        |  |
| Input output delay time                    | tpLH                | IN1 or IN2 to OUTA or OUTB $(L \rightarrow H)$ |      | 550     | 700          | ns        |  |
|                                            | tpHL                | IN1 or IN2 to OUTA or OUTB $(H \rightarrow L)$ |      | 550     | 700          | ns        |  |
| Charge pump block                          |                     |                                                |      |         |              |           |  |
| Step-up voltage                            | VGH                 | VM = 24V                                       | 28.0 | 28.7    | 29.8         | V         |  |
| Rising time                                | tONG                | $VG = 0.1 \mu F$                               |      | 250     | 500          | μS        |  |
| Oscillation frequency                      | Fcp                 |                                                | 115  | 140     | 165          | kHz       |  |
|                                            | •                   | ·                                              | •    |         | Continued on | next nade |  |

nuou on noxi pugo

| Continued from preceding page                   |                   |                                                | <u>.</u> |         |       | -    |  |
|-------------------------------------------------|-------------------|------------------------------------------------|----------|---------|-------|------|--|
| Deremeter                                       | Cumbal            | Conditions                                     |          | Ratings |       |      |  |
| Parameter                                       | Symbol            | Conditions                                     | min      | typ     | max   | Unit |  |
| Control system input block                      |                   |                                                |          |         |       |      |  |
| Logic pin input current 1                       | IINL              | V <sub>IN</sub> = 0.8V adaptive pin : PS       | 5.6      | 8       | 10.4  | μΑ   |  |
|                                                 | I <sub>IN</sub> H | V <sub>IN</sub> = 5V adaptive pin : PS         | 56       | 80      | 104   | μA   |  |
| Logic pin input current 2                       | IINL              | V <sub>IN</sub> = 0.8V adaptive pin : IN1, IN2 | 5.6      | 8       | 10.4  | μA   |  |
|                                                 | I <sub>IN</sub> H | V <sub>IN</sub> = 5V adaptive pin : IN1, IN2   | 35       | 50      | 65    | μA   |  |
| Logic pin input H-level voltage                 | V <sub>IN</sub> H | adaptive pin : PS, IN1, IN2                    | 2.0      |         |       | V    |  |
| Logic pin input L-level voltage VINL a          |                   | adaptive pin : PS, IN1, IN2                    |          |         | 0.8   | V    |  |
| Current limiter block                           |                   |                                                |          |         |       |      |  |
| VREF input current                              | IREF              |                                                | -0.5     |         |       | μA   |  |
| Current limit comparator                        | Vthlim            | VREF = 1.5V                                    | 0.285    | 0.3     | 0.315 | V    |  |
| threshold voltage                               |                   |                                                |          |         |       |      |  |
| Short-circuit protection block                  |                   |                                                |          |         |       |      |  |
| SCP pin charge current                          | Iscp              | SCP = 0V                                       | 3.5      | 5       | 6.5   | μA   |  |
| Comparator threshold voltage                    | Vthscp            |                                                | 0.8      | 1       | 1.2   | V    |  |
| EMO output saturation voltage<br>(LV8761V only) | Vemo              | Io = 500µA                                     |          | 0.3     | 0.4   | V    |  |

\* Design guarantee value and no measurement is made.





| Pin Fun       | ctions         |                   |                                                                                                                                    |                                                     |
|---------------|----------------|-------------------|------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------|
| Pin           | No.            | Pin               | Pin Function                                                                                                                       | Fouivalent Circuit                                  |
| LV8760T       | LV8761V        | Name              |                                                                                                                                    |                                                     |
| 16<br>17<br>— | 29<br>30<br>36 | IN1<br>IN2<br>EMM | Output control signal input pin 1.<br>Output control signal input pin 2<br>Short-circuit protection circuit mode<br>switching pin. | Vcc ο<br>10kΩ<br>10kΩ<br>4<br>5100kΩ<br>4<br>5100kΩ |
| 10            | 17             | PS                | Power save signal input pin.                                                                                                       | $V_{CC} \circ$                                      |
| 18            | 34             | VREF              | Reference voltage input pin for output<br>current limit setting.                                                                   |                                                     |
| 19            | 35             | SCP               | Short-circuit protection circuit,<br>detection time setting capacitor<br>connection pin.                                           | VCC O                                               |
| 20            | 1              | V <sub>CC</sub>   | Power supply connection pin for                                                                                                    |                                                     |
|               |                |                   | control block.                                                                                                                     |                                                     |

Continued on next page.

| Continued | from preced | ling page. |                                        |                       |
|-----------|-------------|------------|----------------------------------------|-----------------------|
| Pin       | No.         | Pin        | Pin Eurotion                           | Equivalent Circuit    |
| LV8760T   | LV8761V     | Name       |                                        |                       |
| 6, 7      | 10,11       | VM         | Motor power-supply connection pin.     | \///                  |
| 8, 9      | 12,13       | OUTA       | OUTA output pin.                       |                       |
| 4, 5      | 8,9         | RNF        | Current sense resistor connection      | l l                   |
|           |             |            | pin.                                   |                       |
| 2, 3      | 6,7         | OUTB       | OUTB output pin.                       |                       |
| 1         | 2           | PGND       | Power ground.                          |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        | PGND RNF              |
|           |             |            |                                        | GND () — • • •        |
| 14        | 26          | CP1        | Charge pump capacitor connection       |                       |
|           |             |            | pin.                                   |                       |
| 13        | 25          | CP2        | Charge pump capacitor connection       |                       |
|           |             |            | pin.                                   |                       |
| 12        | 21          | VG         | Charge pump capacitor connection       |                       |
|           |             |            | pin.                                   |                       |
|           |             |            |                                        | │                     |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        | <b>╶</b> ┝╤╴└╼╞╤╵└╼╞╤ |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
| 15        | 27          | REG5       | Internal reference voltage output pin. | VM 0                  |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        | 25kΩ≩ ♥               |
|           |             |            |                                        |                       |
| -         | 19          | EMOT       | Unusual condition warning output pin.  |                       |
|           |             |            |                                        | VCC O                 |
|           |             |            |                                        | ▲                     |
|           |             |            |                                        | <b>▼</b>              |
|           |             |            |                                        | 500Ω                  |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
|           |             |            |                                        |                       |
| 11        | 18,23       | GND        | Ground.                                |                       |

#### **DC Motor Driver Operation**

## 1. The recommended order of power supply

It is recommendable that the power supplies are turned on in the following order.

VCC power supply order  $\rightarrow$  VM power supply order  $\rightarrow$  PS pin = High $\rightarrow$ IN1/IN2 pin control

It becomes the above-mentioned opposite for power supply OFF.

VCC is the controller power supply and VM is the motor power supply. Output FET is controllable safely by powering VCC first to define the state of output FET before powering VM.

If VM is powered first before VCC, output FET cannot be controlled and the operation becomes unstable. However, the above-mentioned order is presented only as a recommendation, and noncompliance is not going to be the cause of over-current or IC destruction.

Also, there are some other cautions to be addressed for the order of power supply.

(1) When VM = 0V and VCC is powered and PS = IN1 (or IN2) = H, even if the control signal is applied to drive output FET, since the output pin is 0V, the short protector circuit detects error state and the output is latched-off. Therefore, make sure to power VCC/VM first and turn on control input (PS, IN1, IN2), then turn on the output.

(2) When the PS pin is set High, the charge pump circuit operates and the VG pin voltage is boosted from the VM voltage to the VM + REG5 voltage.

The charge pump output (VG) is used to drive gate of the upper FET. If the output is turned on while VG is not sufficiently boosted, the performance of the upper FET decreases, which lowers output voltage. As a result, short protector circuit may operate. Hence, make sure to secure a wait time equivalent to "tONG" or longer after PS turns High.

The output latch-off caused by over current can be cancelled by applying PS signal or re-powering VCC.



Figure 16. The turning on recommendation order timing chart

#### 2. Output control logic table

| Control Input |     |     | Ou   | tput | Mada          |
|---------------|-----|-----|------|------|---------------|
| PS            | IN1 | IN2 | OUTA | OUTB | Mode          |
| L             | *   | *   | OFF  | OFF  | Standby       |
| Н             | L   | L   | OFF  | OFF  | Output OFF    |
| Н             | Н   | L   | Н    | L    | CW (Forward)  |
| н             | L   | Н   | L    | Н    | CCW (Reverse) |
| Н             | Н   | Н   | L    | L    | Brake         |

#### Output waveform example (No load)



When changing the motor rotation from Forward mode to Standby mode, IC does not turn off at once. The counterpart FET is turned on first, and then the current is attenuated rapidly. (Synchronous Rectification) Afterwards, when the zero current level is detected, the load current is prevented from being reversed by turning off the synchronous rectifier.

Synchronous rectifier control reduces power dissipation during PWM operation.



#### Output waveform example (DC motor load)

Figure 19. Forward ↔ Output Off switching DC\_motor load, PS=High, IN2=Low Vcc=VREF=5V, VM=24V, RNF=GND



DC motor starts operation, high current flows. However, as the motor rotation continues, the current is reduced due to the back electromotive force generated in the motor.

Given that the motor supply voltage is Vm, the back electromotive force of the motor is EMF, and the coil resistance is Ra, the motor current is obtained as follows:

Im = (Vm-EMF)/Ra





You can put a brake on the DC motor by turning on both of the lower FETs of the H-Bridge while the motor is under rotation.

Here, the brake current lbk = EMF/Ra flows against, which is generated from the EMF occurred during motor rotation.





When the counterpart FET is turned on while the DC motor is under rotation, rotation will change rapidly because the rotation direction is switched. Since Vm voltage is powered reversely in addition to the EMF, reverse current Irev = (EMF+Vm)/Ra flows against the opposite direction.

Since reverse current Irev is about double the startup current, the current may exceed the ratings depends on applied loads. Hence, it is recommended to set brake mode when you switch the rotational direction of motors.

#### 3. PWM (Pulse Width Modulation) control

LV8760T/LV8761V can perform H-Bridge direct PWM control to IN1, and IN2 by inputting PWM signal. The maximum frequency of PWM signal is 200 kHz. However, dead zone is generated when On-Duty is around 0%. Make sure to select optimum PWM frequency according to the target control range.



#### 4. Current Limit control







Figure 24. Output transistor operation sequence

#### Output FET control function

#### IN1 = High, IN2 = Low (Forward)

| <b>J</b> ,     |        |       |
|----------------|--------|-------|
| Output control | CHARGE | BRAKE |
| input          |        |       |
| U1             | ON     | OFF   |
| U2             | OFF    | OFF   |
| L1             | OFF    | ON    |
| L2             | ON     | ON    |

#### IN1 = Low, IN2 = High (Reverse)

| Output control | CHARGE | BRAKE |
|----------------|--------|-------|
| input          |        |       |
| U1             | OFF    | OFF   |
| U2             | ON     | OFF   |
| L1             | ON     | ON    |
| L2             | OFF    | ON    |

#### 5. Setting the current limit value

Current limit control is feasible by connecting current sensing resistor between RNF and GND and powering reference voltage to VREF.

The current limit value is determined by the following formula: limit [A] = (VREF [V] /5) /RNF [ $\Omega$ ])

Given that VREF = 1.5V, RNF =  $0.22\Omega$ , the current limit is obtained as follows: Ilimit =  $1.5V/5/0.22\Omega$  = 1.36A

When output current reaches to the current limit setting value, current control is performed by chopping output FET as Figure 24 shows:  $1 \rightarrow 2 \rightarrow 3 \rightarrow 2 \rightarrow 1 \rightarrow ...$ 

After the chopping drive, when the mode switches from CHARGE to Brake mode, the upper and the lower FET are turned off to prevent penetration current. The off period is set between 200 and 300nsec. During off period, the current is regenerated through parasitic diode generated between drain and source of the FET because the lower FET (L1 side) is off.

#### 6. Setting the Braking time

Braking operation time can be set by connecting a capacitor between SCP and GND pins. The value of the capacitor can be determined by the following formula:

| Timer latch-up: Tscp | Tscp $\approx$ C $\times$ Vthscp / Iscp [sec]     |
|----------------------|---------------------------------------------------|
|                      | Vthscp: Comparator threshold voltage (1V typical) |
|                      | Iscp: SCP charge current (5µA typical)            |

When a capacitor with a capacitance of 100pF is connected across the SCP and GND pins, for example, Tscp is calculated as follows:

 $Tscp = 100pF \times 1V/5\mu A = 20\mu s$ 

This setting is the same as the following time setting required to turn off the outputs when an output short-circuit occurs as explained in the section entitled "Output Short-circuit Protection Function."

#### 7. Blanking time

If, when exercising PWM current control over the motor current, the mode is switched from decay to charge, the recovery current of the parasitic diode may flow to the current sensing resistance, causing noise to be carried on the current sensing resistance pin, and this may result in false over current detection. To prevent this false detection, a blanking time is provided to prevent the noise occurring during mode switching from being received. During this time, the mode is not switched from charge to decay even if noise is carried on the current sensing resistance pin.

The blanking time, tBLANK (µs),is approximately  $tBLANK{\approx}2\mu s$ 



#### **Output short-circuit protection function**

The LV8760T/LV8761V incorporates an output short-circuit protection circuit that turns off the output to prevent the IC from fatal damage when the output is short-circuited due to short-to-power or short-to-ground fault.

Short-circuit state detection operation 1.



#### 2. Output short-circuit protection detect current

Short protector operates when abnormal current flows into the output transistor. However, please note that there is a temperature property in the detection current.

| Output FET     | LV8760T/LV8761V |
|----------------|-----------------|
| Upper-side FET | 5A              |
| Lower-side FET | 5A              |

| Figure | 27. | Detection | Current vs | Temperature | (Reference | data) |
|--------|-----|-----------|------------|-------------|------------|-------|
|--------|-----|-----------|------------|-------------|------------|-------|



#### 3. Short-circuit Protection Mode

There are 2 operation modes for short protector circuit: 1. [Latch-type] latches output off state. 2. [Auto reset-type] repeats on/ off of output. LV8760T includes Latch-type only. LV8761V includes selectable Latch-type and Auto reset-type.

|           | Control Pin        | Short-circuit Protection Mode |  |  |  |
|-----------|--------------------|-------------------------------|--|--|--|
| LV8760T   | _                  | Latch type (fix)              |  |  |  |
| 1)(0704)/ | EMM (36pin) = Low  | Latch type                    |  |  |  |
| LV8/61V   | EMM (36pin) = High | Auto reset type               |  |  |  |

#### 4. Latch-type (LV8760T/LV8761V common)

The short-circuit protection circuit is activated when it detects the output short-circuit state. If the short-circuit state continues for the internally preset period ( $\approx 4\mu s$ ), the protection circuit turns off the output from which the short-circuit state has been detected. Then it turns the output on again after a lapse of the timer latch time described later. If the short-circuit state is still detected, it changes all the outputs to the standby mode and retains the state. The latched state is released by setting the PS to L.



Figure 28. Short-circuit protection Latch-type timing chart

#### 5. How to set the SCP pin constant (timer latch-up setting)

The user can set the time at which the outputs are turned off when short-circuit occurs by connecting a capacitor across the SCP and GND pins. The value of the capacitor can be determined by the following formula:

Timer latch-up: TscpTscp  $\approx C \times V$ thscp/lscp [sec]<br/>Vthscp: Comparator threshold voltage (1V typical)<br/>Iscp: SCP charge current (5 $\mu$ A typical)

When a capacitor with a capacitance of 100pF is connected across the SCP and GND pins, for example, Tscp is calculated as follows:

Tscp =  $100 pF \times 1V/5 \mu A = 20 \mu s$ 

#### 6. Auto Reset Type (LV8761V only)

In LV8761V, short circuit protection mode becomes Auto reset type at EMM = high.

The sequences up to the detection of an output short-circuit state are identical to those which are explained in Section 1, "Protection Function Operation (Latch Type).

After output is turned off on detection of an output short-circuit condition, the internal counter starts counting and repeats turning on and off the output as shown in the figure below.

This state continues until the over current state is eliminated.



Figure 29. Short-circuit protection Auto Reset type timing char

#### 7. Unusual Condition Warning Output Pin: EMOT (LV8761V only)

The LV8761V is provided with the EMOT pin which notifies the CPU of an unusual condition if the protection circuit operates by detecting an abnormal condition of the IC. This pin is of the open-drain output type and requires a pull-up resistor when to be used.

The EMOT pin is placed in the ON state when one of the following conditions occurs.

1. Shorting-to-power or shorting-to-ground occurs at the output pin and the output short-circuit protection circuit is activated.

2. The IC junction temperature rises and the thermal protection circuit is activated.

The EMOT pin is set to the OFF state when the relevant protection operation is eliminated.



#### **Charge Pump Circuit**

When the PS pin is set High, the charge pump circuit operates and the VG pin voltage is boosted from the VM voltage to the VM + REG5 voltage. If the VG pin voltage is not boosted sufficiently, the output cannot be controlled, so be sure to provide a wait time of tONG or more after setting the PS pin High before starting to drive the motor.



Figure 33. Charge Pump circuit timing char

VG voltage is used to drive upper output FET and REG5 voltage is used to drive lower output FET. Since VG voltage is equivalent to the addition of VM and REG5 voltage, VG capacitor should allow higher voltage.

The capacitor between CP1 and CP2 is used to boost charge pump. Since CP1 oscillates with 0V↔REG5 and CP2 with VM↔VM+REG5, make sure to allow enough capacitance between CP1 and CP2. Since the capacitance is variable depends on motor types and driving methods, please check with your application before you define constant to avoid ripple on VG voltage. (Recommended value) VG: 0.1µF

e) VG: 0.1μF CP1-CP2: 0.1μF

| Figure 34. Charge Pump Operation |  |
|----------------------------------|--|
| Oscillation frequency            |  |
| Vcc=5V,VM=24V                    |  |
| PS=High                          |  |
| CP1-CP2=0.1µF                    |  |
| VG=0.1µF                         |  |
|                                  |  |



|        | Figure 35.Charge Pump Operation<br>tONG<br>Vcc=5V,VM=24V<br>PS=High<br>CP1-CP2=0.1µF<br>VG=0.1µF |                                      |                                    |                                         |             |        |           |       |               |                    |
|--------|--------------------------------------------------------------------------------------------------|--------------------------------------|------------------------------------|-----------------------------------------|-------------|--------|-----------|-------|---------------|--------------------|
| 50µ    | s/div                                                                                            |                                      | 1                                  |                                         |             | 1      | 1         |       |               |                    |
| Lecroy |                                                                                                  |                                      |                                    |                                         |             |        |           |       |               | PS                 |
|        |                                                                                                  |                                      |                                    | <del> </del><br>                        |             |        |           |       | <b>∢</b><br>1 | 5V/div             |
|        | VM+                                                                                              | ⊦4V                                  |                                    |                                         |             |        |           |       |               | VG                 |
|        |                                                                                                  |                                      | -                                  |                                         |             |        |           |       |               | 5V/div             |
|        |                                                                                                  | +++++                                | <br>                               | <br> +++++ <u>+</u> +++++               | +++++       | +++++  |           |       |               |                    |
|        |                                                                                                  |                                      |                                    |                                         |             |        | <br> <br> |       |               |                    |
|        |                                                                                                  |                                      |                                    | +++++++++++++++++++++++++++++++++++++++ |             |        |           |       |               |                    |
|        |                                                                                                  |                                      |                                    | tONG                                    | · · ·       |        |           |       |               |                    |
|        |                                                                                                  |                                      | !                                  |                                         |             |        |           |       | 2             |                    |
|        |                                                                                                  |                                      |                                    |                                         |             |        |           |       |               |                    |
|        | Fig<br>Vcc<br>PS<br>CP<br>VG                                                                     | gure<br>c=5V<br>=Hig<br>1-CP<br>=0.1 | 36.St<br>ζVM=<br>h<br>2=0.<br>μF/0 | artup tim<br>=24V<br>1μF<br>0.22μF/1    | ne wi<br>μF | th dif | ffere     | nt VG | G Ca          | pacitor            |
| 500    | µs/div                                                                                           | v                                    |                                    | 1 1                                     |             |        |           |       |               |                    |
| LECTOY |                                                                                                  |                                      |                                    |                                         |             |        |           |       |               |                    |
|        |                                                                                                  |                                      |                                    | ‡                                       |             |        |           |       | 1             | PS<br>5V/div       |
|        |                                                                                                  |                                      | 1                                  |                                         |             |        |           |       |               |                    |
|        |                                                                                                  |                                      |                                    |                                         |             |        |           |       | -             | VG=0.1µF<br>5V/div |



#### Thermal shutdown function

The thermal shutdown circuit is incorporated and the output is turned off when junction temperature Tj exceeds 180°C and the abnormal state warning output is turned on (The warning output function is only LV8761V). As the temperature falls by hysteresis, the output turned on again (automatic restoration). The thermal shutdown circuit does not guarantee the protection of the final product because it operates when the temperature exceed the junction temperature of Tjmax=150°C.

TSD =  $170^{\circ}$ C (typ)  $\Delta$ TSD =  $40^{\circ}$ C (typ)

## **Application Circuit Example**

1. When you use the current limit function

```
<LV8760T>
```



= 1.5V/5/0.22Ω = 1.36A

Setting the current limit regeneration time and short-circuit detection time

Tscp  $\approx$  C  $\times$  Vthscp/Iscp = 100pF  $\times$  1V/5 $\mu$ A = 20 $\mu$ s

#### 2. When you do not use the current limit function



Setting at short-circuit state detection time

 $\mathsf{Tscp} \approx C \times \mathsf{Vthscp/Iscp}$ 

= 100pF<sup>.</sup>1V/5µA

= 20µs

\*Do the following processing when you do not use the current limit function.

- It is short between RNF-GND.
- The pin VREF is hung on suitable potential of V<sub>CC</sub> or lower.

#### 3. Stepping motor drive application

<LV8760T>



Note: LV8761V is similar.

Setting the constant current value When  $V_{CC} = 5V$ , Vref = 1.5V lout = Vref/5/RNF = 1.5V/5/0.22\Omega = 1.36A

Setting at slow-decay time of constant current control and short-circuit detection time

 $\label{eq:scp} \begin{array}{l} \mathsf{Tscp} \approx \mathsf{C} \times \mathsf{Vthscp}/\mathsf{Iscp} \\ \mathsf{=} 100\mathsf{pF} \times \mathsf{1V}/\mathsf{5}\mathsf{\mu}\mathsf{A} \\ \mathsf{=} 20\mathsf{\mu}\mathsf{s} \end{array}$ 

#### 4. Input example of Stepping motor drive application



Full-step excitation control

Half-step excitation control



#### Allowable power dissipation

The pad on the backside of the IC functions as heatsink by soldering with the board. Since the heat-sink characteristics vary depends on board type, wiring and soldering, please perform evaluation with your board for confirmation.

The following Pd-Ta chart is based on the measurement result using ON semi's evaluation board and the ICs.





| Substrate Specifications | (Substrate recommended for operation of LV8760T)   |
|--------------------------|----------------------------------------------------|
| Size                     | : 90mm × 90mm × 1.6mm (two-layer substrate [2S0P]) |
| Material                 | : Glass epoxy                                      |
| Copper wiring density    | : L1 = 95% / L2 = 95%                              |



L1 : Copper wiring pattern diagram



L2 : Copper wiring pattern diagram



Substrate Specifications (Substrate recommended for operation of LV8761T)

| Size                  | : 90mm × 90mm × 1.6mm (two-layer substrate [2S0P]) |
|-----------------------|----------------------------------------------------|
| Material              | : Glass epoxy                                      |
| Copper wiring density | : L1 = 95% / L2 = 95%                              |



L1 : Copper wiring pattern diagram



L2 : Copper wiring pattern diagram

#### Cautions (LV8760T/LV8761V common)

1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when 90% or more of the Exposed Die-Pad is wet.

2) For the set design, employ the derating design with sufficient margin.

Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as vibration, impact, and tension.

Accordingly, the design must ensure these stresses to be as low or small as possible.

The guideline for ordinary derating is shown below:

(1)Maximum value 80% or lower for the voltage rating

(2)Maximum value 80% or lower for the current rating

(3)Maximum value 80% or lower for the temperature rating

3) After the set design, be sure to verify the design with the actual product.

Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc. Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC. LV8760T's Allowable power dissipation in each PCB size (Reference value)



(4) 40mm × 40mm × 1.6mm (two-layer substrate [2S0P] with backside mounting)

The above chart shows the relation between Pdmax and PCB size.

PCB (1) provides the reference value based on ON semi's evaluation board of LV8760T. Above Pdmax values are obtained from the boards which are shrunk accordingly as stated above, where IC mounting position is the center. Pdmax may fluctuate depending on board layout.

## **Evaluation board**

1. Completed PCB with Devices



#### 2. Bill of Materials for LV8760T and LV8761V Evaluation Board

| Designator  | Quantity | Description                            | Value          | Tolerance | Footprint            | Manufacturer Manufacturer Part Number |                    | Substitution<br>Allowed | Lead<br>Free | Adjustment<br>product |
|-------------|----------|----------------------------------------|----------------|-----------|----------------------|---------------------------------------|--------------------|-------------------------|--------------|-----------------------|
|             | 1        | Capacitor                              | 0.1µF,<br>50V  | ±10%      |                      | TDK FK28X7R1H104K                     |                    | Yes                     | Yes          | LV8760T               |
| C1          | 1        | for Charge<br>pump                     | 0.1µF,<br>100V | ±10%      |                      | Murata                                | GRM188R72A104KA35* | Yes                     | Yes          | LV8761V               |
| 62          | 1        | Capacitor                              | 0.1µF,<br>50V  | ±10%      |                      | TDK                                   | FK28X7R1H104K      | Yes                     | Yes          | LV8760T               |
|             | 1        | pump                                   | 0.1µF,<br>100V | ±10%      |                      | Murata                                | GRM188R72A104KA35* | Yes                     | Yes          | LV8761V               |
| C3          | 1        | REG5-out                               | 0.1µF,<br>50V  | ±10%      |                      | TDK                                   | FK28X7R1H104K      | Yes                     | Yes          | LV8760T               |
| 03          | 1        | Capacitor                              | 0.1µF,<br>100V | ±10%      |                      | Murata                                | GRM188R72A104KA35* | Yes                     | Yes          | LV8761V               |
| C4          | 1        | VREF                                   | 0.1µF,<br>50V  | ±10%      |                      | TDK                                   | FK28X7R1H104K      | Yes                     | Yes          | LV8760T               |
|             | 1        | Capacitor                              | 0.1µF,<br>100V | ±10%      |                      | Murata                                | GRM188R72A104KA35* | Yes                     | Yes          | LV8761V               |
| C5          | 1        | Capacitor to                           | 100pF,<br>50V  | ±5%       |                      | TDK                                   | FK28COG1H101J      | Yes                     | Yes          | LV8760T               |
|             | 1        | SCP timer                              | 100pF,<br>50V  | ±5%       |                      | Murata                                | GRM1882C1H101JA01* | Yes                     | Yes          | LV8761V               |
| C6          | 1        | VCC Bypass                             | 0.1µF,<br>50V  | ±10%      |                      | TDK                                   | FK28X7R1H104K      | Yes                     | Yes          | LV8760T               |
|             | 1        | Capacitor                              | 0.1µF,<br>100V | ±10%      |                      | Murata                                | GRM188R72A104KA35* | Yes                     | Yes          | LV8761V               |
| C7          | 1        | VM Bypass<br>Capacitor                 | 10µF,<br>50V   | ±20%      |                      | SUN<br>Electronic<br>Industries       | 50ME10HC           | Yes                     | Yes          | LV8760T<br>LV8761V    |
| R1          | 1        | Output<br>current                      | 0.22Ω,<br>2W   | ±5%       |                      | JAPAN<br>RESISTOR<br>MFG              | KNP2WR22J/R0       | Yes                     | Yes          | LV8760T               |
|             | 1        | Resistor                               | 0.22Ω,<br>1W   | ±5%       |                      | ROHM                                  | MCR100JZHJLR22     | Yes                     | Yes          | LV8761V               |
| R2          | 1        | Pull-up<br>Resistor<br>for pin<br>EMOT | 47kΩ,<br>1/10W | ±5%       |                      | KOA                                   | RK73B1JT**473J     | Yes                     | Yes          | LV8761V               |
| 101         | 1        | Motor Driver                           |                |           | TSSOP20<br>J(225mil) | ON                                    | LV8760T            | No                      | Yes          | LV8760T               |
|             | 1        | MOLOF DIIVER                           |                |           | SSOP36J<br>(275mil)  | Semiconductor                         | LV8761V            | No                      | Yes          | LV8761V               |
| SW1-<br>SW3 | 3        | Quritab                                |                |           |                      | MIYAMA                                | MS 6210 A01        | Vee                     | Vee          | LV8760T               |
| SW1-<br>SW4 | 4        | Switch                                 |                |           |                      | ELECTRIC                              | M2-0210-AU1        | res                     | res          | LV8761V               |
| TP1-TP13    | 13       | Test Point                             |                |           |                      | MAC8                                  | ST-1-3             | Yes                     | Yes          | LV8760T               |
| TP1-TP15    | 15       |                                        |                |           |                      | 112 100                               | 0110               |                         | 103          | LV8761V               |

#### 3. Evaluation board circuit

<LV8760T>





#### 4. Evaluation Board Manual

| [Supply Voltage] | VM (9 to 35V): Motor Power Supply                             |
|------------------|---------------------------------------------------------------|
|                  | VCC (3 to 5.5V): Control Power Supply                         |
|                  | VREF (0 to VCC-1.8V): Current Limit Control Reference Voltage |
|                  |                                                               |

[Toggle Switch State] Upper Side: High (VCC) Middle: Open, enable to external logic input Lower Side: Low (GND)

[Operation Guide]

- 1. Initial Condition Setting: Set "Open or Low" all switches.
- 2. Motor Connection: Connect the Motor between OUTA and OUTB.
- 3. Power Supply: Supply DC voltage to VM, VCC and VREF.
- 4. Ready for Operation from Standby State: Turn "High" the PS pin toggle switch.
- 5. <u>Motor Operation:</u> Set IN1, IN2 and EMM (at LV8761V) pins according to the purpose (See LV8760T or LV8761V's logic table).

[Setting for External Component Value]

Tscp

1. Current limit value

At VREF = 1.5V

Ilimit = VREF [V]/5/R1 [ohm] = 1.5 [V] / 5 / 0.22 [ohm]

- 2. Current limit regeneration time and short-circuit detection time
  - ≈ C5 [pF]× Vthscp[V]/lscp[μA] = 100[pF] × 1[V]/5[μA]

#### 5. Evaluation board waveform (DC motor drive)



#### **Cautions for layout:**

#### •Power supply connection pin [VM,VCC]

- ✓ VCC is a control power supply, and VM is a motor power supply.
- ✓ Make sure that supply voltage does not exceed the absolute MAX ratings under no circumstance. Noncompliance can be the cause of IC destruction and degradation.
  - Caution is required for VM supply voltage because this IC performs switching.
- ✓ The bypass capacitor of the VM power supply should be close to the IC as much as possible to stabilize voltage. Also if you intend to use high current or back EMF is high, please augment enough capacitance.

#### •GND pin [GND, PGND, RNF-resistor GND line, exposed die pad]

- High current flows into the PGND and GND side of RNF resistor; therefore, connect PGND and RNF GND independently.
- ✓ On the other hand, since PGND and GND are connected through silicon board, if the line of PGND is too long, difference of electric potential occurs between PGND and GND which creates gradient to the GND electric potential within the IC board. This can be the cause of the IC malfunction. Hence make sure to connect PGND and RNF GND independently so that the pins do not share the common impedance with GND. And GND, PGND, and RNF should be single-point grounded to the low impedance GND area near the IC. Also the capacitor between VM and GND should be connected adjacent to the IC.
- ✓ The exposed die-pad is connected to the board frame of the IC. Therefore, do not connect it other than GND. Independent layout is preferable. If such layout is not feasible, please connect it to signal GND. Or if the area of GND and PGND is larger, you may connect the exposed die pad to the GND. (The independent connection of exposed die pad to PGND is not recommended.)

#### Internal power supply regulator pin [REG5]

- ✓ REG5 is a reference supply of the charge pump circuit and the power supply to drive output FET (typ 5V).
- ✓ When VM supply is powered and PS is "High", REG5 operates.
- ✓ Please connect capacitor for stabilize REG5. The recommendation value is 0.1uF.
- ✓ Since the voltage of REG5 fluctuates (±10%), do not use it as reference voltage that requires accuracy.

#### Input pin

- $\checkmark$  The logic input pin incorporates pull-down resistor (100k $\Omega$ ).
- ✓ When you set input pin to low voltage, please short it to GND because the input pin is vulnerable to noise.
- ✓ The input is TTL level (H: 2V or higher, L: 0.8V or lower).
- ✓ VREF pin is high impedance.

#### •OUT pin [OUTA, OUTB]

- During chopping operation, the output voltage becomes equivalent to VM voltage, which can be the cause of noise. Caution is required for the pattern layout of output pin.
- ✓ The layout should be low impedance because driving current of motor flows into the output pin.
- ✓ Output voltage may boost due to back EMF. Make sure that the voltage does not exceed the absolute MAX ratings under no circumstance. Noncompliance can be the cause of IC destruction and degradation.

#### •Current sense resistor connection pin [RNF]

- ✓ To perform current limit control, please connect resistor to RNF pin.
- ✓ To perform saturation drive (without current limit control), please connect RNF pin to GND, and connect VREF pin to VCC.
- ✓ If RF pin is open, then short protector circuit operates. Therefore, please connect it to resistor or GND.
- The motor current flows into RF GND line. Therefore, please connect it to common GND line and low impedance line.

#### ●NC pin

- $\checkmark$  NC pin is not connected to the IC.
- ✓ If VM line and output line are wide enough in your layout, please use NC.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death masociated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Oppo