



ON Semiconductor™

<http://onsemi.com>

APPLICATION NOTE

Prepared by: Christophe BASSO
 MOTOROLA SPS
 BP-1029, Le Mirail
 31023 Toulouse France
 email: R38010@email.sps.mot.com;
 Tel.: 33 5 61 19 90 12

INTRODUCTION

In the large family of Switch-Mode Power Supply (SMPS) components, the recently introduced high-voltage monolithic switchers start to play an important role. First of all because they provide an easy mean to instantaneously build an efficient off-line supply but also because their internal structure offers everything a designer needs: internal clock, pulse-by-pulse limitation, Leading Edge Blanking (LEB) etc. However, the internal MOSFET exhibits a low-energy capability body-diode which no longer protects the device against accidental avalanche. This element thus needs an adequate protection network against the electromagnetic leakage energy. This paper details what network is best adapted to the protection of

these devices and how to predict its efficiency in the application.

The Leakage Inductance

Figure 1. shows a transformer wound across a standard magnetic material. The primary side made of N_p turns creates the necessary force F which gives birth to two components: ϕ_m who links both windings, but also ϕ_{l1} which does not couple to the secondary and corresponds to a leakage path through the air. Thanks to ϕ_m , a current I_p circulates in the secondary, but this current also gives birth to another leakage flux ϕ_{l2} whose polarity is opposite of that of ϕ_m . It is important to note that ϕ_m produces I_o while ϕ_{l2} is a consequence of it.




Figure 1. A Two-winding Transformer Showing the Leakage Paths

As one can see from the picture, ϕ_{l1} and ϕ_{l2} close through the air. As any (magnetic) medium, the air is affected by a Reluctance R , or its inverse, the permeance P . These permeances create in the primary and secondary two leakage inductance with a value of: $L_{leak} = N^2 \cdot P_{air}$, with N

being the primary or secondary turns. As an effect, these parasitic leakage elements degrade the energy transfer between the primary and secondary (ies). In a FLYBACK converter, the presence of the leakage element will a) generate a voltage spike at turn-off and b) divert a portion

of the primary current into the clamping network. Point a) implies the use of protection network to prevent a lethal drain voltage excursion while point b) explains the root of a degraded open-loop gain: the peak current needs to be higher than theoretically calculated to deliver the full rated output power.

The Principle of a Protection Network

The goal of the clamping network is to prevent the drain voltage to exceed a given limit. For instance, in the new ON Semiconductor MC3337X family, the maximum voltage shall stay within 700 V. A worse case arises when the mains is at its highest level, e.g., 285 VAC in a universal mains application. To prevent the drain from reaching this value, Figure 2. (a) shows how a perfect network would work: when the MOSFET closes, the current builds-up in both

primary and leakage coils. When the ON periods stops, the MOSFET opens and interrupts its current. Since no current discontinuities can take place in an inductor, both magnetic fields collapse and the voltage across the inductances reverses in an attempt to keep the amps-turn constant: L_p energy is thus coupled to the secondary and gives birth to the output current charge. Since $L_{leakage}$ cannot find a circulating path, it pulls-up 2 the drain voltage until D_{clamp} starts to conduct and protects the switcher at a maximum *theoretical* level of: $V_{mains} + V_{clamp} = 650$ V. Figure 2. (b) shows the results of an INTUSOFT's IsSpice4 (San Pedro, CA) simulations. When all the leakage energy is released, a short parasitic oscillation takes place involving $L_{leakage}$ and all the parasitic capacitive elements present in the circuit (transformer's primary capacitance, MOSFET's C_{oss} etc.)




Figure 2. (a) A Simple FLYBACK Configuration Implementing a Clamping Network




Figure 2. (b) The Drain is Safely Clipped Below 700 V at High Mains

Diverting the Primary Current

Figure 2. (a) is interesting because it helps understanding how the reflected secondary voltage resets the leakage energy and how much of primary current this leakage inductance “steals away” by diverting it into the clamp. Everything is detailed on Figure 2. (c) graph. When the MOSFET turns-off, a reset voltage is applied to the leakage inductance. This reset voltage depends on the clipping voltage but also on the FLYBACK’s. The higher this level, the faster the leakage energy drops to zero and authorizes the secondary current to take place. The time Δt needed to complete the energy transfer is easily defined by:

$$\Delta t = \frac{L_{leak} \cdot I_p}{V_{clamp} - (V_{out} + V_{fsec}) \cdot N}$$

where I_p is the final primary current, N the transformer ratio secondary to primary, V_{fsec} the secondary diode forward drop and L_{leak} the primary leakage inductance.

Estimating the percentage of diverted current tells you the real peak current you will actually put in the primary to deliver the rated power. Figure 2. (c)’s I_{px} point shows

where the secondary diode catches-up with the primary current. The slope of the decreasing primary current is simply

$$\frac{N \cdot (V_{out} + V_{fsec})}{L_p}$$

but this equation can also be written as:

$$\frac{I_p - I_{px}}{\Delta t} = \frac{N \cdot (V_{out} + V_{fsec})}{L_p}$$

Replacing Δt and solving for I_{px} gives:

$$\frac{I_{px}}{I_p} = 1 - \frac{L_{leak}}{L_p \cdot \left(\frac{V_{clamp}}{(V_{out} + V_f) \cdot N} - 1 \right)}$$

This last equation gives you the effective percentage of primary current stolen by the leakage inductance. Applying Figure 2. numerical values gives: $I_{px} = 98.4\%$ of I_p . Since I_p grows up to 2.73 A, then the theoretical peak secondary current establishes at: $0.984 \cdot 2.73 \cdot 12.5 = 33.58$ A. Figure 2. (d) validates the calculation.




Figure 2. (c) Waveforms at Turn-off: the Leakage Coil Prevents an Immediate Transfer




Figure 2. (d) IsSpice4 Simulation of Figure 2's Circuit

Protecting the MOSFET with an Active Element

The easiest way to clamp at a known level is to replace the null-impedance V_{clamp} source by a zener diode or a transient suppressor. Figures 4. (a) and 4. (b) detail the connections and their associated waveforms. Since we have two diodes in series, we have to care about both dissipated powers. Diodes can be modeled by a voltage source V (which equals V_{zener} or V_{forward}) in series with a dynamic resistance R_d . The total average *conducted* power dissipated is therefore:

$$P_{\text{avg}} = V \cdot I_{\text{avg}} + R_d \cdot I^2_{\text{rms}}.$$

For the zener diode, the first part is easily deducted from Figure 3. (b):

$$P_{\text{avg}1} = \frac{V_z \cdot I_p}{2} \cdot \frac{\Delta t}{T}$$

or, once solving with Δt :

$$P_{\text{avg}1} = \frac{V_z \cdot I_p^2 \cdot L_{\text{leak}} \cdot F}{2 \cdot (V_z - (V_{\text{out}} + V_{f\text{sec}}) \cdot N)}$$

with F the switching frequency and V_z the nominal zener level.




Figure 3. (a) Clipping with a Zener is Possible Solution




Figure 3. (b) Clipping Waveforms with a Zener Diode

To account for the R_d term, MOTOROLA specifies a clamping factor F_C which gives the real peak zener voltage at a given peak current: $V_{Z(\text{Peak})} = V_{Z(\text{Nom})} \cdot F_C$. From this formula, we can write: $V_{Z(\text{Nom})} + R_d \cdot I_{Z(\text{peak})} = F_C \cdot V_{Z(\text{Nom})}$. Solving for R_d gives:

$$R_d = \frac{(F_C - 1) \cdot V_{Z(\text{Nom})}}{P_{PK(\text{Nom})}},$$

with $P_{PK(\text{Nom})}$ being the maximum peak power accepted by the zener diode or the transient suppressor. From Figure 3(b), let's now calculate the RMS and average values of the zener current:

$$I_{\text{zener}}(t) = I_p \cdot \frac{\Delta t - t}{\Delta t},$$

to obtain the RMS value simply solve:

$$\sqrt{\frac{1}{T} \int_0^{\Delta t} I_{\text{zener}}^2(t) dt} \text{ or } I_{\text{zener RMS}} = I_p \cdot \sqrt{\frac{\Delta t}{3 \cdot T}}, T$$

is the switching period. $P_{\text{avg}2}$ is thus:

$$P_{\text{avg}2} = \frac{R_d \cdot I_p^2 \cdot F \cdot \Delta t}{3}$$

The $I_{\text{zener AVG}}$ value, which affects the conduction losses of the diode in series with the zener is evaluated by:

$$I_{\text{zener AVG}} = \frac{I_p \cdot \Delta t \cdot F}{2}.$$

As we previously wrote, the diode conduction losses are expressed the same way as the zener's, except that

$$R_d = \frac{dV_f}{dI_d}$$

extracted from the V_f versus I_d curve in the diode data-sheet at $I_d = I_p$. To summarize we have:

$$P_{\text{cond_zener}} = \frac{I_p^2 \cdot L_{\text{leak}} \cdot F \cdot (V_z + 0.66 \cdot R_d \cdot I_p)}{2 \cdot (V_z - N \cdot (V_{\text{out}} + V_{f\text{sec}}))}$$

$$P_{\text{cond_diode}} = \frac{I_p^2 \cdot L_{\text{leak}} \cdot F \cdot (V_f + 0.66 \cdot R_d \cdot I_p)}{2 \cdot (V_z - N \cdot (V_{\text{out}} + V_{f\text{sec}}))}$$

The final clipping level will be affected by two components: the zener clamping factor F_C but also the time the series diode takes to react. If we select a fast MOTOROLA MUR160, the data-sheet specifies a turn-on time of 50 ns. In presence of drain voltage rising with a 1.5 kV/μs slope, the diode will start to conduct at $V_{mainsDC} + V_z \cdot F_C$. If we take the highest mains level of 275VAC and

a 180 V zener diode, then the series diode starts to clip at 605 V. However, because the injection time into the low-doped N-region takes about 50 ns, the dynamic resistance of the MUR160 gradually drops to its nominal value, accordingly generating an overshoot upon the drain. Measurements have to be carried upon the final board to confirm the safety of the final drain level.




Figure 4. (a) An RC Network Clamps the Drain Voltage at Turn-off




Figure 4. (b) Turn-off Waveforms with a MOSFET Clipping the Peak

When to Use a Zener or a Transient Suppressor?

There are little technology differences behind a standard zener diode and a transient. However, the die area is far bigger for a transient suppressor than that of zener. A 5 W zener diode like the 1N5388B will accept 180 W peak power if it lasts less than 8.3 ms. If the peak current in the worse case (e.g., when the PWM circuit maximum current limit works) multiplied by the nominal zener voltage exceeds these 180 W, then the diode will be destroyed when the supply experiences overloads. A transient suppressor like the P6KE200 still dissipates 5 W of continuous power but is able to accept surges up to 600 W @ 1 ms. If the peak power is really high, then turn to a 1.5KE200 which accepts up to 1.5 kW @ 1 ms.

A Passive RC Network to Clamp the Drain

If the above solution provides a stable clamping level rather independent from peak current variations, the cost of those zener elements can degrade the overall price of your SMPS. The alternative lies in implementing a passive RC network as the one depicted in Figure 4.

If we assume we do not have any external clipping network, we can calculate the amount of energy E_t dissipated in the transistor every time it opens, assuming it would safely avalanche the voltage (Figure 4. (b)). As we said, the leakage tries to keep the current circulating at its level (I_p , when the transistor opens) during Δt and pushes the drain voltage up to BV_{DSS} . $I_p(t)$ can be expressed by:

$$I_p(t) = I_p \cdot \frac{\Delta t - t}{\Delta t}$$

You calculate the energy by integrating over time the cross-over area between current and voltage:

$$E_T = \int_0^{\Delta t} I_d(t) \cdot V_{DS}(t) \cdot dt = \frac{1}{2} \cdot I_p \cdot BV_{DSS} \cdot \Delta t$$

If we now introduce the term Δt previously calculated, we get:

$$P_T = \frac{1}{2} \cdot I_p^2 \cdot L_{leak} \cdot F \cdot \frac{BV_{DSS}}{BV_{DSS} - (V_{out} + V_{fsec}) \cdot N}$$

This result depicts the average power the transistor would be the seat of, if no mean were implemented to re-route the energy spike elsewhere.

By wiring an RC network from drain to $V_{DCmains}$ via a fast diode, we will prevent the drain voltage to rise above $V_{DCmains} + V_{clamp}$, the clipping voltage we want to impose (Figure 4. (b)). Let us first consider that the voltage across the RC network is constant (ripple is low compared to average voltage) and equals V_{clamp} . The average power dissipated at turn-off in the clamp is:

$$P_{clamp} = \frac{1}{2} \cdot V_{clamp} \cdot I_p \cdot \Delta t \cdot F$$

Δt has already been defined, but this time, BV_{DSS} is replaced by V_{clamp} . Once introduced in the previous equation, we obtain the power dissipated in the clipping network:

$$P_{clamp} = \frac{1}{2} \cdot I_p^2 \cdot L_{leak} \cdot F \cdot \frac{V_{clamp}}{V_{clamp} - (V_{out} + V_{fsec}) \cdot N}$$

Since this power will mainly be dissipated by the resistor R_{clamp} at steady-state, we can write the following equality:

$$\frac{V_{clamp}^2}{R_{clamp}} = \frac{1}{2} \cdot I_p^2 \cdot L_{leak} \cdot F \cdot \frac{V_{clamp}}{V_{clamp} - (V_{out} + V_{fsec}) \cdot N}$$

By solving for R_{clamp} we calculate its value for a given level of clamping voltage:

$$R_{clamp} = \frac{2 \cdot V_{clamp} \cdot (V_{clamp} - (V_{out} + V_{fsec}) \cdot N)}{L_{leak} \cdot I_p^2 \cdot F}$$

It is important to minimize the ripple level V_{ripple} superimposed on V_{clamp} . A capacitor C_{clamp} will fulfill this function. If we agree that the amount of charge Q will equally split between R_{clamp} and C_{clamp} at turn-off we can write: $V_{ripple} \cdot C_{clamp} = I_{Rclamp} \cdot T$. Knowing that $I_{Rclamp} = V_{clamp} / R_{clamp}$ and then solving for C_{clamp} it comes:

$$C_{clamp} = \frac{V_{clamp}}{V_{ripple} \cdot F \cdot R_{clamp}}$$

In steady-state operation, by neglecting the RMS current circulating in R_{clamp} , the RMS current which flows in the capacitor is the same as in the fast series diode:

$$I_{RMS C_{clamp}} = I_p \cdot \sqrt{\frac{\Delta t}{3 \cdot T}}$$

It is also sometimes interesting to know the clamp voltage set by known RC elements. In that case, simply apply:

$$V_{clamp} = \frac{1}{2} \cdot V_{out} \cdot N + \frac{1}{2} \cdot$$

$$\sqrt{V_{out}^2 \cdot N^2 + 2 \cdot R_{clamp} \cdot L_{leak} \cdot I_p^2 \cdot F}$$

Watch-out for the Current Dependency!

If RC networks are more attractive than zeners when talking about price, they suffer from a poor behavior when the peak current varies. As a matter of fact, the clamping level will always be calculated at the highest primary current. The highest primary current depends, of course, on the internal current limit (at the highest T_J) but also from the turn-off response time due to the over-current comparator propagation delay. For the MC3337X family, this value is typically 280 ns, while the maximum current limit increases by roughly 3.5% at the maximum operating temperature. As an example, let us take a primary inductance of 290 μ H. With this value in mind, a high mains of 285 VAC imposes a slope of 1.38 A/ μ s when the MOSFET closes. The maximum current limit of the MC33374 is set at $3.7 + 3.5\% = 3.83$ A. With the previous slope and a total delay of 280 ns, the switch will close when the current finally reaches: $3.83 \text{ A} + 0.28 \mu\text{s} \cdot 1.38 = 4.21 \text{ A}$.

To have an idea of the peak current dependency of the RC network's clamp level, we built a 13 W power supply supposed to operate on wide mains. Despite a 400 mA nominal peak current, we used an MC33373 to operate without an heatsink. MC33373 authorizes peak currents up to 3 A. The RC network was specified to clamp at 240 V @ I_p nominal and gave values of 11 k Ω and 100 nF. With a 118 μ H leakage inductance and a 13.8 turn ratio, the normal operating clamping voltage was measured at 238 V.

However, as one can see from Figure 5., the clamping level grows-up by adding successive voltage steps, corresponding to every switch turn-off. At power-on, V_{clamp} and V_{out} are both at zero. The internal error amplifier pushes the duty-cycle toward 70% but each cycle is fortunately truncated when I_{drain} exceeds the internal limitation. V_{clamp} starts to grow and keeps rising until V_{out} nominal is reached and forces the PWM modulator to brake: V_{clamp} then diminishes to establish at the calculated 240 V. If for some reasons maximum I_{peak} conditions would stay longer than expected (e.g., V_{out} could not reach its nominal value), V_{clamp} would continue its grow, no longer protecting the internal MOSFET. To avoid this condition, Figure 5. (b)'s plot depicting $V_{clamp} = f(I_p)$ will help the designer to track worse case conditions and react by either lowering R_{clamp} or simply selecting a member of the MC3337X family exhibiting a maximum peak current of 400–500 mA (e.g., MC33369). Another solution is to use an adequate zener diode whose clamping level will be less sensitive to peak current variations.




Figure 5. (a) Turn-on Sequence Showing V_{clamp} Running Away to Large Values




Figure 5. (b) This Plot Shows How V_{clamp} Moves with I_p

Selecting the Right Active Components

The series diode should be fast enough to clamp as soon as the drain voltage exceeds $V_{\text{clamp}} + V_{\text{DCrail}}$. As you can understand, the switching time should be selected accordingly with the drain voltage rising slope, dV_{DS} / dt .

To illustrate this point, Figure 6. shows a little spike superimposed upon the drain voltage at turn-off due to this diode turn-on time. This shot is directly taken from Figure 4. circuit. Once again, this spike should never exceed BV_{DSS} .



Figure 6. The Diode Turn-on Time Allows V_{DS} to Continue its Rise Before it Actually Clamps

The zener clamping level must be selected to be between 40 to 80 volts above the reflected output voltage when the supply is heavily loaded. The given formulae will help you

determining the average losses of the zener but also its maximum peak power (e.g., during power-on).

The following ON Semiconductor references can be used as active clipping elements:

Reference	Nominal Voltage (V)	Average Power (W)	Maximum Peak Power
1N5953B	150	1.5	98 W @ 1 ms
1N5955B	180	1.5	98 W @ 1 ms
1N5383B	150	5	180 W @ 8.3 ms
1N5386B	180	5	180 W @ 8.3 ms
1N5388B	200	5	180 W @ 8.3 ms
P6KE150A	150	5	600 W @ 1 ms
P6KE180A	180	5	600 W @ 1 ms
P6KE200A	200	5	600 W @ 1 ms
1.5KE150A	150	5	1.5 kW @ 1 ms
1.5KE180A	180	5	1.5 kW @ 1 ms
1.5KE200A	200	5	1.5 kW @ 1 ms

X = Full Scale Span

Another benefit of using a zener diode is to limit the inverse voltage applied upon the fast series diode during turn-on at $V_{RRM} = V_{DCmains}$. In the presence of an RC

clamping network, the clamping level unfortunately adds to the input voltage and forces the adoption of a diode with better V_{RRM} parameter: $V_{RRM} = V_{DCmains} + V_{clamp}$.

Depending on the dV_{DS}/dt slope and maximum reverse voltage conditions, the following MOTOROLA references can be used:

Reference	V_{RRM}	T_{on} (typical)	I_F max
MUR160	600 V	50 ns	3 A
MUR100E	1000 V	25 ns	3 A
1N4937	600 V	200 ns	1 A
MSR860*	600 V	100 ns	8 A
MSRB860-1*	600 V	100 ns	8 A

* soft recovery diodes

Parameter Evolutions with Temperature

Once protected, the equipment must survive in its operating environment. That is to say, despite the component's key specs (e.g., T_{fr} for the series diode)

MC3337X's MOSFET BVDSS: positive temperature coefficient

MC3337X's maximum current limit: +1.03% at $T_J = 125^\circ\text{C}$

MC3337X's oscillator frequency: 115 kHz at max T_J

Zener breakdown voltage: positive temperature coefficient

Diode reverse recovery time: positive temperature coefficient

variations with the ambient temperature, they must not jeopardize the SMPS operation. The below lines give an idea on the way these parameters move with temperature:

Conclusion

In FLYBACK converters, leakage inductance always stresses the switching elements. An efficient active or passive protection network is, therefore, mandatory to ensure the SMPS will survive in any operating conditions. This paper details some possibilities on how to implement the adequate level of protection.

Data-sheets can be downloaded at:
<http://mot-sps.com/books/current.html>

Spice models of diodes and MC3337X:
<http://mot-sps.com/models/html/models.html>

Notes

Notes

Notes

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
 P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
 Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support
German Phone: (+1) 303-308-7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit-german@hibbertco.com
French Phone: (+1) 303-308-7141 (Mon–Fri 2:00pm to 7:00pm CET)
Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (Mon–Fri 12:00pm to 5:00pm GMT)
Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit-spanish@hibbertco.com
Toll-Free from Mexico: Dial 01-800-288-2872 for Access –
 then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 303-675-2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:
001-800-4422-3781
Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center
 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local
 Sales Representative.