

#### Is Now Part of



## ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <a href="https://www.onsemi.com">www.onsemi.com</a>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



# **AN-6608**Glossary of JFET Measurement Parameters

### **Summary**

The Glossary provides details on how to measure, and refer to, various JFET parameters to assure that the JFET meets its specifications and will function correctly in an application. It also provides test circuits and a system of names, terms and rules to refer to, or define, each parameter.

DC PARAMETERS		
BV <sub>DGO</sub> (V) or BV <sub>GDO</sub>	Drain-Gate Breakdown Voltage with Source Open-Circuited  The breakdown voltage of the drain-gate junction, measured at a specified current with the source open-circuited.	S D VDGO IG
BV <sub>SGO</sub> (V) or BV <sub>GSO</sub>	Source-Gate Breakdown Voltage with Drain Open-Circuited  The breakdown voltage of the source-gate junction, measured at a specified current, with the drain open-circuited.	D S VSGO P IG
BV <sub>GSS</sub> (V) or BV, V(BR)GSS	Source-Gate Breakdown Voltage with Drain-Source Shorted  The breakdown voltage of the source-gate and drain-gate junctions, measured at a specified current with the drain-source shorted.	s p v <sub>gs</sub>
IDGO (pA) or IGDO	Drain-Gate Leakage Current, Source Open-Circuited  The leakage current of the drain-gate junction, measured at a specified voltage, with the source open-circuited.	V <sub>DG</sub> + V <sub>DG</sub>
I <sub>D</sub> (μA) or I <sub>D</sub> (ON)	Drain ON Current  The drain current, measured at a specified drain-source voltage and gate-source voltage.	
ID(OFF) (pA)	Drain Cutoff Current  The drain cutoff current, measured at a specified drain-source voltage and gate-source voltage.	v <sub>GS</sub> v <sub>DS</sub> v <sub>DS</sub>

DC PARAMETERS		
IDSS (mA)	Drain Saturation Current	Ipss
	The drain current, measured at a specified drain- source voltage with the source shorted to the gate $(V_{GS} = 0)$	v <sub>DS</sub> $\neq$ v <sub>DS</sub>
IG (pA) or IG(ON)	Gate Leakage Current with Drain Current Flowing  The gate leakage current, measured at a specified drain current and drain-gate voltage.	IG S IS = ID VDG
IGSS (pA)	Gate-Source Reverse Leakage Current with Drain-Source Shorted  The gate-source reverse leakage current measured at a specified gate-source voltage.	S V <sub>GS</sub> + V <sub>GS</sub>
Isgo (pA) or Igso	Source-Gate Reverse Leakage Current with Drain Open-Circuited  The leakage current of the source-gate junction, measured at a specified voltage, with the drain open-circuited.	D S VSG Z VSG
$r_{DS}$ ( $\Omega$ ) or $r_{ds}$ , $R_{DS}$ , $r_{DS}$ (ON)	Drain-Source ON Resistance  The drain-source ON resistance, measured at a specified gate-source voltage and drain current.	v <sub>os</sub> v <sub>Ds</sub>
VDS(ON) (mV)	Drain-Source ON Voltage  The drain-source ON voltage, measured at a specified gate-source voltage and drain current.	$r_{DS} = \frac{V_{DS}}{I_{D}}$
V <sub>GS</sub> (V) or V <sub>GS</sub> (ON), V <sub>G</sub>	Operating Gate-Source Voltage  The gate-source voltage, measured at a specified drain current and drain-source voltage.	V <sub>GS</sub> V <sub>DS</sub> V <sub>DS</sub> V <sub>DS</sub>
V <sub>GS(F)</sub> (V)	Forward Gate-Source Voltage  The forward gate-source voltage, measured at specified current.	IG VGS(F)
VGS(OFF) (V) or Vp	Gate-Source Cutoff (Pinch-Off) Voltage  The gate-source cutoff voltage, measured at a specified drain current and drain-source voltage.	V <sub>GS</sub> V <sub>GS</sub> V <sub>DS</sub> V <sub>T</sub> V <sub>T</sub>

#### SMALL SIGNAL PARAMETERS

SMALL SIGNAL PA	RAMETERS	3
C <sub>iss</sub> (pF) or C <sub>iss</sub> , C <sub>gss</sub>	Common-Source Input Capacitance  The common-source input capacitance measured between the gate and source with the drain A—C shorted to the source at specified drain-source and gate-source voltages.	R <sub>fc</sub> V <sub>gs</sub> +
C <sub>OSS</sub> (pF) or C <sub>OS</sub> , C <sub>dss</sub>	Common-Source Output Capacitance  The common-source output capacitance, measured between the drain and source with the source A—C shorted to the gate at specified drain-source and gate-source voltages.	R <sub>FC</sub> C <sub>oss</sub> V <sub>DS</sub>
C <sub>rss</sub> (pF) or C <sub>rs</sub> , C <sub>dg</sub>	Common-Source Reverse Transfer Capacitance  The common-source reverse transfer capacitance, measured between the drain and gate at specified drain-source and gate source voltages.	C <sub>rss</sub> B R <sub>FC</sub> V <sub>DS</sub>
e <sub>n</sub> (nV/√Hz) or e <sub>n</sub> , V <sub>n</sub> , E <sub>n</sub>	Equivalent Input Noise Voltage  The equivalent input noise voltage per unit bandwidth, measured with the input A-C shorted to the source at a specified operating condition.	
gfg (mV) or yfg	Common- Gate Forward Transconductance  The common-gate forward transconductance with the output A—C shorted. This is a complex quantity (gfg + jbfg).	$V_{GS} = \frac{I_{D}}{V_{GS}}  _{V_{DS} = 0}$
g <sub>fs</sub> (mV) or g <sub>m</sub> , Y <sub>fs</sub> , Re Y <sub>fs</sub>	Common-Source Forward Transconductance $ \label{eq:common_source} The \ common \ source forward \ transconductance \\ with \ the \ output \ A-C \ shorted. \ This \ is \ a \ complex \\ quantity \ (g_{fs}+j_{bfs}). $	$Y_{fs} = \frac{I_D}{V_{GS}} \bigg _{V_{DS} = 0}$
g <sub>iss</sub> (μV) or Y <sub>is</sub>	Common-Source Input Conductance $ \label{eq:common-source} The \ common-source input conductance \ with the output A-C shorted. This is a complex quantity  (g_{is}+j_{bis}). $	$Y_{is} = \frac{I_G}{V_{GS}} \bigg _{V_{DS} = 0}$
g <sub>oss</sub> (μV) or Y <sub>os</sub>	Common-Source Output Conductance $ \begin{tabular}{ll} The common source output conductance with the input A-C shorted. This is a complex quantity $(g_{os}+j_{bos})$. \end{tabular} $	$Y_{OS} = \frac{I_{D}}{V_{DS}} \Big _{V_{GS} = 0}$

3

-6608		APPLICATION NOT
SMALL SIGNAL F	PARAMETERS	entre entre en la company de la company La company de la company de
G <sub>pg</sub> (dB)	Common-Gate Power Gain	
	The common-gate power gain is the ratio of output power to input power.	C = 10.1== Po
GPS (dB)	Common-Source Power Gain	$G_p = 10 \log_{10} \frac{P_0}{P_1'}$
	The common-source power gain is the ratio of output power to input power.	
i <sub>n</sub> (pA/√Hz)	Equivalent Input Noise Current	antigrande de la companya de la comp
	The equivalent input noise current measured with the input open-circuited under specified operating conditions.	
NF (dB)	Spot Noise Figure	
	Noise figure = 10 log <sub>10</sub> F were F is noise factor which is the ratio of the total output noise power to the output noise power of the source. Measured at specified operating conditions and source resistance.	F = Total Output Noise Power Source Output Noise Power
COMMON-SOUR	CE SWITCHING PARAMETERS	
	In the following, drive circuit conditions and drain circuit conditions must be specified. The transition times of the input must be negligible compared to the measured times.	V <sub>DD</sub> O V <sub>OUT</sub>
td(ON)	Turn-On Delay Time	BIN
	The time interval during turn-on from the point when the input pulse at the gate reaches 10% of its full amplitude to the point when the drain pulse changes from 0 to 10% of its maximum amplitude.	<u> </u>
t <sub>r</sub>	Rise Time	$I_{D(ON)} = \frac{V_{DD} - V_{DS(ON)}}{R_I}$
	The time interval during turn-on in which the drain current pulse changes from 10% to 90% of its maximum amplitude.	1
<sup>t</sup> d(OFF)	Turn-Off Delay Time	100
	The time interval during turn-off from the point when the turn-off pulse at the gate changes from 100% to 90% of its full amplitude to the time when the drain current has changed from 100% to 90% of its maximum amplitude.	1 <sub>D(ON)</sub> (%) 10 0 td(ON)
		tou turn

Fall Time

its maximum amplitude.

tf

The time interval during turn-off in which the drain current pulse decreases from 90% to 10% of


DUAL FET PARAM	METERS	
BVG1, G2 (V) or BVG1-2	Gate to Gate Breakdown Voltage  The breakdown voltage of the gate to gate junctions, measured at a specified current.	SUB O BVG1,G2 O IG
CMRR (dB) or CMR	Common-Mode Rejection Ratio  The common-mode rejection ratio is the ratio of the change in differential gate voltage with a change in the drain to gate voltage. $CMRR = 20 \log_{10} \frac{\Delta V_{DG}}{\Delta V_{os}}$	I AVDG AVGS ID
9fs1—2 (%) or 9fs1/9fs2	Common-Source Forward Transconductance Ratio (Match)  The transconductance ratio = $g_{fs1}/g_{fs2} \times 100$ (%) measured at specified drain-gate voltage and drain current.	
g <sub>oss</sub> 1-2 (μV) or g <sub>os</sub> 1–2	Common-Source Output Conductance (Match)  Output conductance match = $ g_{OS1} - g_{OS2} $ measured at specified drain-gate voltage and drain current.	
IDSS1-2 (%) or IDS1-2, IDSS1/IDSS2	Drain Saturation Current Ratio (Match)  The drain saturation current ratio = IDSS1/IDSS2 x 100% measured at specified drain-source voltages.	
IG1-2 (pA)	Differential Gate Leakage Current  Differential gate leakage current =  IG1-IG2  measured at specified drain-gate voltage and drain current.	
IG1, G2 (pA)	Gate to Gate Reverse Leakage Current  The gate to gate reverse leakage measured at a specified voltage monolithic dual with diode isolation shown.	SUB O V <sub>G1,G2</sub> V <sub>G1,G2</sub> V <sub>G1,G2</sub>

#### **DUAL FET PARAMETERS**

 $V_{GS1-2}$  (mV) or  $\Delta V_{GS}$ ,  $V_{os}$ ,  $|V_{GS1}-V_{GS2}|$ 

#### Differential Gate-Source Voltage

The differential gate-source voltage, measured at a specified drain-gate voltage and drain current.




 $\Delta V_{GS1-2} (\mu V/^{\circ}C)$ or  $\Delta |V_{GS1}-V_{GS2}|/\Delta T$  $\Delta V_{os}/\Delta T$ 

#### Differential Gate-Source Voltage Drift

The differential gate-source voltage drift is the change in the differential gate-source voltage with a change in device temperature at a specified operating condition.

$$\frac{\Delta V_{OS}}{\Delta T} = \left| \frac{(V_{GS1} - V_{GS2})|T_1 - (V_{GS1} - V_{GS2})|T_2}{T_1 - T_2} \right|$$



#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative