LC72717PW



Application Note

http://onsemi.com

Overview

The LC72717PW is a data demodulation LSI for receiving FM multiplex broadcasts for mobile reception in the DARC format. This LSI includes an on-chip bandpass filter for extracting the DARC signal from the FM baseband signal. It also supports ITU-R recommended FM multiplex frame structures (methods A, A', B, and C) and can implement a compact, multifunction DARC reception system.

Note that a contract with the NHK Engineering System, Inc. may be required to produce DARC compatible products in case, please contact with the NHK Engineering System, Inc.

Function

- Adjustment-free 76kHz SCF bandpass filter
- Supports all FM multiplex frame structures (methods A, A', B and C) under CPU control.
- MSK delay detection system based on a 1T delay.
- Error correction function based on a 2T delay (in the MSK detection stage)
- Digital PLL based clock regeneration function
- Shift-register 1T and 2T delay circuits
- Block and frame synchronization detection circuits
- Functions for setting the number of allowable BIC errors and the number of synchronization protection operations.
- Error correction using (272, 190) codes
- Built-in layer 4 CRC code checking circuit
- On-chip frame memory and memory control circuit for vertical correction
- 7.2MHz crystal oscillator circuit
- Two power saving modes: STNBY and EC STOP
- Applications can use either a parallel CPU interface (DMA) or a CCB serial interface.
- Supply voltage: 2.7V to 3.6V

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing products, if you wish to use any such products, please be sure to refer the datasheet, which can be obtained upon request.

CCB is ON Semiconductor® 's original bus format. All bus addresses are managed by ON Semiconductor® for this format.

CCB is a registered trademark of Semiconductor Components Industries, LLC.

Specifications

Absolute Maximum Ratings at $Ta=25^{\circ}C,\ V_{SS}=0V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V_{DD}		-0.3 to +4.0	V
Input voltage	V _{IN} 1	A0/CL, A1/CE, A2/DI, RST, STNBY (V _{DD} is equal to 2.7V or more.)	-0.3 to +5.6	V
		A0/CL, A1/CE, A2/DI, RST, STNBY (V _{DD} is less than 2.7V.)	-0.3 to V _{DD} +0.3	V
	V _{IN} 2	Input pin other than V _{IN} 1	-0.3 to V _{DD} +0.3	V
Output voltage	VOUT	Output pin	-0.3 to V _{DD} +0.3	V
Output current	I _{OUT} 1	INT, RDY, DREQ, D0 to D15, DO	0 to 2.0	mA
	I _{OUT} 2	Output pin other than I _{OUT} 1	0 to 1.0	mA
Allowable output current (total)	ITTL	Total for all the output pins	10	mA
Allowable power dissipation	Pd max		200	mW
Operating temperature	Topr	Ta≤85°C	-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Ranges at Ta = -40 °C to +85 °C, $V_{SS} = 0V$

Danamatan	0	Dia Nassa	T	O distinue -		Ratings			
Parameter	Symbol	Pin Name	Туре	Conditions	min	typ	max	unit	
Supply voltage	V _{DD}				2.7		3.6	V	
Input high-level voltage	V _{IH} 1	A0/CL, A1/CE, A2/DI, RST, STNBY	Schmitt		0.7V _{DD}		5.5	V	
	V _{IH} 2	IOCNT1, IOCNT2, DACK D0, D1, D2, D3, D4, D5, D6, D7 WR, RD, A3, CS	Schmitt		0.7V _{DD}		V _{DD}	٧	
	V _{IH} 3	SP, BUSWD, TIN, TPC1, TPC2, TOSEL1, TOSEL2			0.7V _{DD}		V _{DD}	V	
Input low-level voltage	V _{IL} 1	A0/CL, A1/CE, A2/DI, RST, STNBY	Schmitt		0.0		0.3V _{DD}	V	
	V _{IL} 2	IOCNT1, IOCNT2, DACK D0, D1, D2, D3, D4, D5, D6, D7 WR, RD, A3, CS	Schmitt		0.0		0.3V _{DD}	V	
	V _{IL} 3	SP, BUSWD, TIN, TPC1, TPC2, TOSEL1, TOSEL2			0.0		0.3V _{DD}	V	
Oscillation frequency	FOSC	XIN, XOUT	Oscillation circuit	Within ±250ppm		7.2		MHz	
XIN input sensitivity	VXI	XIN		Capacitive coupling	400			mVrms	
Input amplitude	VMPX1	MPXIN	SCF	100% demodulation composite VDD=3.3V	120		500	mVrms	
	VMPX2	MPXIN	SCF	100% demodulation composite V _{DD} =2.7V	120		450	mVrms	

20131112V101E 2/42

Electrical Characteristics at Ta = -40°C to +85°C, V_{DD} = 2.7V to 3.6V, V_{SS} = 0V

Parameter	Symbol	Pin Name	Type	Conditions	F	unit		
raiametei	Syllibol	Fill Name	туре	Conditions	min	typ	max	unit
Input high-level current	I _{IH} 1	A0/CL, A1/CE, A2/DI, RST, STNBY	Schmitt				1.0	μΑ
	I _{IH} 2	IOCNT1, IOCNT2, DACK D0, D1, D2, D3, D4, D5, D6, D7 WR, RD, A3, CS	Schmitt				1.0	μА
	I _{IH} 3	SP, BUSWD, TIN, TPC1, TPC2, TOSEL1, TOSEL2					1.0	μА
Input low-level current	I _{IL} 1	A0/CL, A1/CE, A2/DI, RST, STNBY	Schmitt		-1.0			μΑ
	I _{IL} 2	IOCNT1, IOCNT2, DACK D0, D1, D2, D3, D4, D5, D6, D7 WR, RD, A3, CS	Schmitt		-1.0			μА
	I _{IL} 3	SP, BUSWD, TIN, TPC1, TPC2, TOSEL1, TOSEL2			-1.0			μА
Output high-level voltage	V _{OH} 1	CLK16, DATA, FLOCK, BLOCK, FCK, BCK, CRC4	CMOS	I _{OH} =-1mA	V _{DD} -0.4			V
	V _{OH} 2	DREQ, RDY, D0, D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, INT	CMOS	I _{OH} =-2mA	V _{DD} -0.4			V
Output low-level voltage	V _{OL} 1	CLK16, DATA, FLOCK, BLOCK, FCK, BCK, CRC4	CMOS	I _{OL} =1mA			0.4	V
	V _{OL} 2	DREQ, RDY, D0, D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, INT	CMOS	I _{OL} =2mA			0.4	٧
	V _{OL} 3	DO	Nch-Open Drain	I _{OL} =2mA			0.4	٧
Output leakage current	IOFF	DO		V _O =V _{DD}			1.0	μΑ
Hysteresis voltage	VHYS	A0/CL, A1/CE, A2/DI, RST, STNBY, IOCNT1, IOCNT2, DACK D0, D1, D2, D3, D4, D5, D6, D7 WR, RD, A3, CS				0.1V _{DD}		٧
Internal feedback resistance	RF	XIN, XOUT				1.0		ΜΩ
Current drain	I _{DD}					6	12	mA


Bandpass Filter Characteristics at Ta = 25°C, V_{DD} = 2.7V to 3.6V, V_{SS} = 0V

D	O: made al	O and distance		Ratings			
Parameter	Symbol	Conditions	min	typ max		unit	
Input resistance	RMPX			50		kΩ	
Reference supply voltage output	VREF	Vref, Vdda=3V		1.5		V	
BPF center frequency	FC	FLOUT		76.0		kHz	
-3dB band width	FBW	FLOUT		19.0		kHz	
Group-delay in band width	DGD	FLOUT			±7.5	μS	
Gain	Gain	FLOUT-MPXIN, f=76kHz		20		dB	
Attenuation characteristic	ATT1	FLOUT, f=50kHz	25			dB	
	ATT2	FLOUT, f=100kHz	15			dB	
	ATT3	FLOUT, f=30kHz	50			dB	
	ATT4	FLOUT, f=150kHz	50			dB	


20131112V101E 3/42

Package Dimensions

unit: mm (typ)




Pin Assignment




20131112V101E 4/42

Block Diagram



Land Pattern (Recommended)



Reference	SQFP64
Symbol	(10X10)
eD	11.40
еE	11.40
е	0.50
b3	0.28
l1	1.00

Notice) The dimensions are reference value, not guaranteed value.

20131112V101E 5/42

List of Pin Functions

LIST	of Pin Fun	CHOHS		T	
Pin No.	Name of Pin	IO Form	State with RST="L"	State with STNBY="H"	Description of Functions
1	XOUT	0	Oscillation	Oscillation	Pin for system clock (crystal oscillator)
2	Vddd	-	<u> </u>	stop -	Digital power pin
	Vada				Data bus I/O control 1 input pin (Parallel IF)
3	IOCNT1	1	Input	Input	* Connect to Vssd when CCB IF (SP=H) is to be used.
4	IOCNT2	1	Input	Input	Data bus I/O control 2 input pin (Parallel IF) * Connect to Vssd when CCB IF (SP=H) is to be used.
5	CLK16	0	L	L	Clock regeneration monitor pin
6	DATA	0	L	L	Demodulation data monitor pin
7	FLOCK	0	L	L	Frame synchronization flag output pin (H: synchronized)
8	BLOCK	0	L	L	Block synchronization flag output pin (H: synchronized)
9	FCK	0	L	L	Frame start signal output pin
10	BCK	0	L	L	Block start signal output pin
11	CRC4	0	Н	Н	Layer 4 CRC check result output pin
12	DREQ	0	Н	Н	DMA REQ signal output pin (parallel IF)
12	DIVEQ	0		- ''	DMA ACK signal input pin (parallel IF)
13	DACK	1	Input	Input	* Connect to Vddd when CCB IF (SP=H) is to be used.
14	Vssd	-	-	_	Digital GND pin
15	Vddd	-		_	Digital power pin
16	RDY	0	Н	Н	Read data READY signal output pin (parallel IF)
17	D0	I/O	Input	Input	Data bus 0 to 7 I/O pins (parallel IF)
18	D1	I/O		·	Bus width switched to 8 bits or 16 bits according to the BUSWD setting
19	D2	1/0	Input	Input	* Connect to Vssd when CCB IF (SP=H) is to be used.
			Input	Input	
20	D3	1/0	Input	Input	
21	D4	I/O	Input	Input	
22	D5	I/O	Input	Input	
23	D6	I/O	Input	Input	
24	D7	I/O	Input	Input	
25	D8	0	Hi-Z	Hi-Z	Data bus 8 to 15 output pins (parallel IF) * Output OFF for 8 bit bus width (BUSWD=L)
26	D9	0	Hi-Z	Hi-Z	Output Of 1 for 6 bit bus within (BOSWB-L)
27	D10	0	Hi-Z	Hi-Z	
28	D11	0	Hi-Z	Hi-Z	
29	D12	0	Hi-Z	Hi-Z	
30	D13	0	Hi-Z	Hi-Z	
31	D14	0	Hi-Z	Hi-Z	
32	D15	0	Hi-Z	Hi-Z	
33	INT	0	Н	Н	Interrupt output pin for external CPU
34	Vddd	-	-	-	Digital power pin
35	Vssd	-	-	-	Digital GND pin
36	DŌ	0	Hi-Z(H)	Hi-Z(H)	DO output pin (CCB IF)
37	NC	-	-	-	NC pin (This pin must be open.)
38	WR	1	Input	Input	Write control signal input pin (parallel IF) * Connect to Vddd when CCB IF (SP=H) is to be used.
39	RD	I	Input	Input	Read control signal input pin (parallel IF) * Connect to Vddd when CCB IF (SP=H) is to be used.
40	A0/CL	ı	Input	Input	CL input pin (CCB IF)/ address input pin 0 (parallel IF)
41	A1/CE	ı	Input	Input	CE input pin (CCB IF)/ address input pin 1 (parallel IF)
42	A2/DI	ı	Input	Input	DI input pin (CCB IF)/ address input pin 2 (parallel IF)
43	A3	ı	Input	Input	Address input pin 3 (parallel IF)
			<u> </u>		* Connect to Vssd when CCB IF (SP=H) is to be used. Chip selector input pin (parallel IF)
44	CS	I	Input	Input	* Connect to Vddd when CCB IF (SP=H) is to be used.
45	STNBY	1	Input	Input	Standby mode input pin (H: standby)
46	RST	1	Input	Input	System reset input pin (L: reset)

20131112V101E 6/42

Continued from preceding page.

Pin No.	Name of Pin	IO Form	State with RST="L"	State with STNBY="H"	Description of Functions
47	SP	1	Input		CCB/parallel setting input pin (H: CCB, L: parallel)
48	BUSWD	1	Input	Input	Data bus width setting input pin (L: 8 bits, H: 16 bits)
49	TIN	- 1	Input	Input	Test input pin (This pin must be connected to Vssd.)
50	NC	-	-	-	NC pin (This pin must be open.)
51	Vssa	i	-	-	Analog GND pin
52	Vref	AO	Vdda/2	L	Reference voltage output pin (Vdda/2)
53	MPXIN	Al	Input	Input	Baseband (multiplex) signal input pin
54	Vdda	i	-	-	Analog power pin
55	FLOUT	AO	Vdda/2	L	Subcarrier output pin (76kHz BPF output)
56	CIN	Al	Input	Input	Subcarrier input pin (comparator input)
57	NC	i	1	-	NC pin (This pin must be open.)
58	TPC1	1	Input	Input	Test input pin (This pin must be connected to Vssd.)
59	TPC2	1	Input	Input	Test input pin (This pin must be connected to Vssd.)
60	TEST	1	Input	Input	Test mode setting pin (This pin must be connected to Vssd.)
61	TOSEL1	1	Input	Input	Test input pin (This pin must be connected to Vssd.)
62	TOSEL2	ı	Input	Input	Test input pin (This pin must be connected to Vssd.)
63	Vssd	ı	-	-	Digital GND pin
64	XIN	I	Oscillation	Oscillation stop	System clock pin (crystal oscillator/external clock input)


20131112V101E 7/42

Application Circuit Example

(1) Serial Interface (CCB)

This is an application circuit example when the serial interface (CCB) is selected, using a microcomputer operating on the supply voltage of 3V.

The $D\overline{O}$ pin is an open-drain type output, so it must be pulled up externally.




<Note>

- (1) This example of an application circuit is a circuit of reference, and does not guarantee the characteristic.
- (2)The capacitance value to be connected to the above crystal oscillator is the reference value. Before use, confirm by crystal supplier that oscillation is free from trouble using the actual substrate. The crystal oscillation frequency must be within 7.200MHz±250ppm.
- (3) A bypass capacitor needs to be connected near the power supply terminal.

20131112V101E 8/42

(2) 8bits Parallel Interface

This is an application circuit example when the parallel interface 8bits is selected.




<Note>

- (1) This example of an application circuit is a circuit of reference, and does not guarantee the characteristic.
- (2)The capacitance value to be connected to the above crystal oscillator is the reference value. Before use, confirm by crystal supplier that oscillation is free from trouble using the actual substrate. The crystal oscillation frequency must be within 7.200MHz±250ppm.
- (3)A bypass capacitor needs to be connected near the power supply terminal.

20131112V101E 9/42

(3) 16bits Parallel Interface

This is an application circuit example when the parallel interface 16bits is selected.




<Note>

- (1) This example of an application circuit is a circuit of reference, and does not guarantee the characteristic.
- (2)The capacitance value to be connected to the above crystal oscillator is the reference value. Before use, confirm by crystal supplier that oscillation is free from trouble using the actual substrate. The crystal oscillation frequency must be within 7.200MHz±250ppm.
- (3)A bypass capacitor needs to be connected near the power supply terminal.

20131112V101E 10/42

Example of the connection with FM tuner LSI (LC01707PLF)

The example of the connection with FM tuner LSI (LC01707PLF) is shown below. Output signal from the LPFO pin of LC01707PLF is input to the MPXIN pin.



<Note>


- (1) This example of an application circuit is a circuit of reference, and does not guarantee the characteristic.
- (2)The capacitance value to be connected to the above crystal oscillator is the reference value. Before use, confirm by crystal supplier that oscillation is free from trouble using the actual substrate. The crystal oscillation frequency must be within 7.200MHz±250ppm.
- (3)A bypass capacitor needs to be connected near the power supply terminal.

20131112V101E 11/42

The Flow of Receiving the FM Multiplex Broadcast


This document shows the whole flow of receiving the FM Multiplex Broadcast. In this flow, the processing flow of this LSI begins from the input of the composite signal. Then, MSK demodulation, synchronization detection, error correction and data output from microcontroller are performed. In the microcomputer, the layer 4 CRC data group is composed from the output data. Then layer 4 CRC check is performed. To perform the layer 4 CRC check, both the check circuit included in this LSI and the software in the microcomputer are available. After confirming that there is no error by layer 4 CRC check, the display-related processing of the received data is performed.

FM multiplex (DARC) broadcast airwaves



20131112V101E 12/42

Layer Structure of DARC Layer-6



Layer-2 Frame Structure (Method-B)

Mainly, this frame structure is used in Japan, China, and so on.

Transmission order

$\overline{}$

20131112V101E 14/42

Layer-2 Frame Structure (Method-A)

		16 bits	176 bits	14 bits	82 bits
	(BIC3	Packet 1	CRC	Parity
		BIC3	Packet 2	CRC	Parity
		BIC3	Packet 3	CRC	Parity
	60 block				
		BIC3	Packet 60	CRC	Parity
		BIC2	Packet 61	CRC	Parity
		BIC2	Packet 62	CRC	Parity
		BIC2	Packet 63	CRC	Parity
	70 block	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Tabletoo		rany
		BIC2	Packet 130	CRC	Parity
272 block		BIC1	Packet 131	CRC	Parity
=1 frame		BIC1	Packet 132	CRC	Parity
		BIC1	Packet 133	CRC	Parity
	60 block				
		BIC1	Packet 190	CRC	Parity
		BIC4	Parity packet 1	CRC	Parity
		BIC4	Parity packet 2	CRC	Parity
		BIC4	Parity packet 3	CRC	Parity
	82 block				
		BIC4	Parity packet 80	CRC	Parity
		BIC4	Parity packet 81	CRC	Parity
	l	BIC4	Parity packet 82	CRC	Parity

Transmission order

20131112V101E 15/42

Layer-2 Frame Structure (Method-A')

		16 bits	176 bits	14 bits	82 bits
	ſ	BIC3	Packet 1	CRC	Parity
		BIC3	Packet 2	CRC	Parity
		BIC3	Packet 3	CRC	Parity
	60 block				
		BIC3	Packet 60	CRC	Parity
		BIC2	Packet 61	CRC	Parity
		BIC2	Packet 62	CRC	Parity
		BIC2	Packet 63	CRC	Parity
	70 block				
		BIC2	Packet 130	CRC	Parity
		BIC1	Packet 131	CRC	Parity
		BIC1	Packet 132	CRC	Parity
		BIC1	Packet 133	CRC	Parity
	60 block				
272 block	/	BIC1	Packet 190	CRC	Parity
+12 block	\	BIC4	Parity packet 1	CRC	Parity
=1 frame	21 block	\dashv			
		BIC4	Parity packet 21	CRC	Parity
		BIC2	Real time information 1	CRC	Parity
	4 block	\exists			
		BIC2	Real time information 4	CRC	Parity
		BIC4	Parity packet 22	CRC	Parity
	20 block	\exists			
		BIC4	Parity packet 41	CRC	Parity
		BIC2	Real time information 5	CRC	Parity
	4 block	\exists			
		BIC2	Real time information 8	CRC	Parity
		BIC4	Parity packet 42	CRC	Parity
	20 block	\dashv			
		BIC4	Parity packet 61	CRC	Parity
		BIC2	Real time information 9	CRC	Parity
	4 block	\prec			
		BIC2	Real time information 12	CRC	Parity
		BIC4	Parity packet 43	CRC	Parity
	21 block	$\downarrow \vdash$			
		BIC4	Parity packet 82	CRC	Parity
		-		•	•

Transmission order

20131112V101E 16/42

Layer-2 Frame Structure (Method-C)

This frame is consists of BIC3 blocks only. The frame synchronization is not established.



Transmission order

20131112V101E 17/42

Error Correction

(1) Error Correction and Output Conditions of Error-corrected Data (in the default state)

The received data is subject to error detection by the layer 2 CRC and error correction by the (272,190) code for each one block (272 bits). At the end of correction, preparation for transmission to CPU is made and the INT signal is output. This is called "horizontal correction".

In the default state, this INT signal is output only when the output data concerned meets all of three conditions as follows:

- Data whose error correction is completed and for which layer 2 CRC detects no error
- ②Data received during block and frame synchronizations
- 3 Data in the data packet
- *Depending on the register mode setting, horizontally-corrected data may be output regardless of conditions of ① to ③ above.

When horizontal correction cannot cover completely, correction by the product code is made frame by frame. For data that cannot be horizontally corrected, the second horizontal correction is made.

This series of operations is called "vertical correction". Conditions for the data obtained from vertically-corrected output are as follows in the default state:

①Data that cannot be corrected by horizontal correction, but that has been completely corrected by the vertical correction ②Data in the data packet

Accordingly, horizontally-corrected data is not output. Packet data that cannot be corrected horizontally or vertically is not output. The parity packet data after vertical correction is not output either.

Vertical correction is applied to the whole packet data that have been received during frame synchronization, and is executed when horizontal correction cannot correct all packet (block) data. Vertical correction is not made when the error-free data is received for one frame or when the received data is not synchronous in flame synchronization during reception. For the packet whose error has been corrected by horizontal correction and any error-free packet, vertical correction is not made to prevent faulty correction.

In the default setting, the applicable vertically-corrected output is not output when vertical correction has not been made

* Depending on the register mode setting, the vertically-corrected data may be output regardless of whether or not vertical correction is to be made.


20131112V101E 18/42

(2) Error-corrected Data Output Timing (Basic Restrictions)

Data received by LSI is corrected error and written sequentially without any interruption into the output data buffer memory. Since this data buffer memory has a capacity for one-block data, the corrected data before reading is over-written by the next data if data read is delayed. In consequence, it is essential to read data according to the timing stipulations shown below.

This LSI specifies the output timing for each of horizontally and vertically corrected data as follows:

- ①Upon completion of preparation for the output data, LSI lowers the INT pin to "L" as a request for transmission.
- ②Data output has the period during which only horizontal data can be read and the period during which horizontal and vertical data are read according to the time division.
- ③Complete data transmission within about 8ms after INT = "L". When only the horizontally-corrected data can be output, data transmission is possible for about 17ms. Even when CPU is in the course of reading, the output buffer is overwritten by the next output data once the specified time period is expired.
- The data amount that can be read by one horizontal and vertical transmission request (INT) is one block only.
 Vertically-corrected data is output sequentially beginning with the first block after completion of vertical correction, but the data of parity block is not output.




If the read operation is performed in the period during which data guarantee is impossible, the data after the next INT ="L" also can not be read correctly.

20131112V101E 19/42

(3) Horizontally-corrected Data Output Timing (Relationship With The Received Data)

The timing relationship between the received data and interrupt control signal (INT) for horizontary-corrected data output is shown. But the delay from the actual received signal caused by demodulation in the MSK demodulation block is ignored.

Block synchronization is established by determining the BIC code. Data of the Nth packet can be output during receiving of the next (N + 1) packet data.



Period during which data cannot be guaranteed


(4) Vertically-corrected Data Output Timing

Vertical correction is made when the data of one frame is stored in the memory, frame synchronization has been established, and when horizontal correction cannot correct all of packet data. Vertical correction start timing is the head of a frame. During receiving of the first to 28^{th} packets of the N-th frame, horizontal correction of each packet is made, transferring data to the CPU interface. Using the idling time in this period, vertical correction of the previous (N-1)-th frame data is made.

Vertically-corrected data is output for the amount equivalent to 190 blocks sequentially beginning with reception of the 29th packet (block), in such a manner that one block data is output each time one block is received. Only data of data block in the FM multiplex broadcasting frame is output.

The final 190th block is output during reception of the 218th block.

In the vertically-corrected data output timing, the packet data corrected by vertical correction is not output (INT not issued). However, vertical correction data output order is not shortened for the amount equivalent to the packet data that is not output. For example, if the first to 100^{th} data packets have been horizontally corrected, the 101^{st} vertically corrected packet data is output, not at the reception point of the block Number 29^{th} , but at the 129^{th} packet data reception point.



20131112V101E 20/42

(5) List of Operation Modes

Depending on the set value of INT_MOVE (bit 5 of control register 1) and VEC_OUT (bit 2 of control register 2), the INT signal output timing and output data are modified. In the table below, O indicates "output", × indicates "no output." and - indicates "none applicable."

Parameter	INT_MOVE	VEC_OUT	Horizontal VEC_OUT correction		ntally-corrected	output	Vertically-corrected output		
			results/frame**	OK data	NG data	Parity	OK data	NG data	
Default value	0	0	ОК	0	-	×	×	-	
Default Value	0	0	NG	0	×	×	0 *1	×	
Madad		1	OK	0	-	0	0 *2	=	
Mode 1	1		NG	0	0	0	0 *2	0	
Mada 0	4	0	ОК	0	-	0	×*3	-	
Mode 2	1	0	NG	0	0	0	0 *4	0	
Made 2	0	4	ОК	0	-	×	0	-	
Mode 3	0	I	NG	0	×	×	0	×	


^{*1} Only data whose horizontal correction result is NG and whose vertical correction result is OK is output.

OK: In one frame, there is no NG block in the horizontal error correction results of all the blocks.

NG: In one frame, there is at least one NG block in the horizontal error correction results of all the blocks.

(6) Output Format with DO_MOVE=1

The relationship between INT and $D\overline{O}$ is shown below. $D\overline{O}$ becomes "L" in synchronous with the falling edge of INT, and return to "H" before 3ms or more against the next falling edge of INT. Therefore, when the data read is started while $D\overline{O}$ is "L", there is margin time 3ms or more against the falling edge of INT. This timing diagram is for the case when the data read is not performed. When the data read is performed, $D\overline{O}$ returns to "H" after completion of read.



20131112V101E 21/42

Period during which data cannot be guaranteed

^{*2} All of vertically-corrected outputs (190 blocks/frame) are output, in both cases of horizontal correction result of OK and NG, regardless of whether the vertical correction result is OK or NG.


^{*3} The vertically-corrected data is not output when there is no data that is determined to be NG because all the horizontal correction results are OK.

^{*4} When there is any data whose horizontal correction result becomes NG, all of vertically-corrected outputs (190 blocks/frame) are output regardless of whether the vertical correction result is OK or NG.


^{**}The definition of OK and NG in "horizontal correction result/frame" column


Data Reception Control Flow

After power on, perform the reset operation and then perform the initial settings as the reception frame setting, the output mode setting and so on. After that, read the data till the data group is completed and then perform the layer 4 CRC check after the completion of the data group. Data group data whose layer 4 CRC check result has no error is to be performed the display of the information.



20131112V101E 22/42





20131112V101E 23/42


Layer 4 CRC check method (Hardware)

To perform layer 4 CRC check, transmit the data group to be checked. After transmission, it is determined that the data group is free from error if the CRC4 pin becomes the H-level output or the status register CRC4 (layer 4 CRC check result) is '1'.

The CRC4 pin or CRC4 flag of status register is either "H" or "1" when all bits of check register in LSI are "0". To perform layer 4 CRC check using this function, it is necessary to initialize the CRC check register in LSI before transmission of one data group. Initialization is made by setting the CRC4_RST (layer 4 CRC check circuit reset) of control register to '1'.

Subsequently, to transmit the layer 4 CRC check data, set CRC4_RST back to 0 to cancel reset.

The generating polynomial of CRC code is as follows: $G(X) = X^{16} + X^{12} + X^5 + 1$



20131112V101E 24/42

Serial Interface (CCB)

CCB (Computer Control Bus), which is the serial bus format, performs data input and output. The CCB address is transmitted with CE= "L", acknowledging the CCB I/O mode when CE is set to "H". To use the CCB interface, SP pin is to be set to "H".


List of CCB Modes

	CCB address								I/O mode	Description
FAh	0	1	0	1	1	1	1	1	Input	Write registers
FBh	1	1	0	1	1	1	1	1	Output	Read error corrected data
FCh	0	0	1	1	1	1	1	1	Input	Write data for layer 4 CRC check
FDh	1	0	1	1	1	1	1	1	Output	Read registers

(1) Write registers (CCB address FAh)

This is to set data to the LSI internal register. DI input includes both CCB address FAh and 16-bit data (DI0 to DI15) are input. Assignment of each bit is as shown in the table below. Though DI12 to DI15 are reserved data, it is necessary to enter the "0" or "1" so that the total of 16 bits can be obtained.

DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11	DI12 - DI15
(LSB	(LSB) Input data 8bits		1)	MSB)		Registe	er address		Reserved			



• List of write registers

Address	R/W	Register Name	Description
0h		-	Reserved (setting prohibited)
1h	W	BIC	Allowable number of BIC errors
2h	W	SYNCB	Block synchronization: error protection count
3h	W	SYNCF	Frame synchronization: error protection count
4h	W	CTL1	Control register 1
5h	W	CTL2	Control register 2
6h and beyond	-		Reserved (setting prohibited)

• 1h <BIC>: Number of allowable BIC errors <Write Only>

Register to set the allowable number of BIC error bits for determination of synchronization

Address	Register Name	Bit	Name	Description	Reset
1h	BIC	7-4	BIC_F	Forward protection value (initial value 2)	0010b
				Sets the allowable number of BIC error bits (when synchronized).	00100
		3-0	BIC_B	Backward protection value (initial value 2)	0010b
				Sets the number of allowable BIC error bits (when not synchronized).	00100

When the block synchronization determination output (BLOCK) is to be used determination of whether or not there is any FM multiplex data, it is recommended to set the allowable number of BIC errors during backward protection to '0001b' or '0000b'.

20131112V101E 25/42

• <u>2h <SYNCB>: Block synchronization: error protection count <Write Only></u>

Register to set the number of block synchronization protections for determination of block synchronization.

Address	Register Name	Bit	Name	Description	Reset
2h	SYNCB	7-4	SYNCB_B	Backward protection value (Register initial value 1: Number of backward protections 2) Number of backward protections = Backward protection value +1	0001b
		3-0	SYNCB_F	Forward protection value (Register initial value 7: Number of forward protections 8) Number of forward protections = Forward protection value +1	0111b

To change the set value, it is necessary to set the value determined by deducting 1 from the desired number of protections.

The number of forward and backward protections can be set separately. The conditions for counting the number of protections are as follows:

- Number of backward protections (not synchronized): BLOCK=L)
 When the timing of the free-run counter for LSI internal synchronization agrees with that of received BIC, the protection counter is incremented by 1. Similarly, when the timing between the LSI internal counter and the received BIC is lost, the protection counter is cleared to zero. The count timing is the timing of the LSI internal counter.
- Number of forward protections (synchronized: BLOCK=H)


 Contrarily to the case of backward protection, the number of protections is counted up when the timing of LSI internal free-run counter is deviated from the received BIC detection timing. The number of protections is cleared to zero when they agree.

The figure below shows the agreement/disagreement between the LSI internal timing and received BIC timing and the relationship between the protection counter value and BLOCK signal.

For the number of forward/backward protections of 3, the protection counter value at a timing of BLOCK signal changeover is 2, that is, smaller by 1. The number of protections is determined in the internal circuit by comparing the register set value for the number of forward/backward protections and the protection counter. Accordingly, the register set value must be set to the value smaller than the desired number of protections by 1.

For example, when the number of both forward and backward protections is 3 as shown below, it is necessary to set '22h'. If the set value is '00h', the number of protections becomes 1 by definition for forward and backward protections. However, the operation becomes the same as for the state without the protection circuit.

When the block synchronization flag output (BLOCK) is to be used for determination whether or not there is FM multiplex data, it is recommended to reset the value severer than the initial value.



• <u>3h <SYNCF>: Frame synchronization: error protection count <Write Only></u>
Register to set the number of frame synchronization protections for determination of frame synchronization

Address	Register Name	Bit	Name	Description	Reset
3h	SYNCF	7-4	SYNCF_B	NCF_B Backward protection value	
				(Register initial value 1: Number of backward protections 2)	0001b
				Number of backward protections = Backward protection value +1	
		3-0	SYNCF_F	Forward protection value	
				(Register initial value 7: Number of forward protections 8)	0111b
				Number of forward protections = Forward protection value +1	

To change the set value, it is necessary to set the value determined by deducting 1 from the desired number of protections. This LSI detects BIC peculiar change points exist at four points in one frame and increases/decreases the counts of protection counter by determining agreement/disagreement with the timing counter for LSI internal frame synchronization.

20131112V101E 26/42

• 4h <CTL1>: Control register 1 <Write Only>

Register to control the block reset ON/OFF, function activation/stop, and the data output method.

Address	Register Name	Bit	Name	Description	Reset
4h	CTL1	7	CRC4_RST	Layer 4 CRC check circuit reset setting	
				1: Reset ON 0: Reset OFF	0
				To cancel reset, it is necessary to set 0.	
		6	DO _MOVE	Sets the DO pin output method changeover	
				0: Hi-Z state retained in states other than data output	0
				1: Changes in an interlocked manner with the INT signal *6	
		5	INT_MOVE	Sets changeover of corrected data output method *4	
				0: Outputs only data received at completion of correction & layer 2 CRC	
				completion as well as during synchronization	0
				1: Outputs all of data	
		4	SYNC_RST	Synchronization regeneration circuit reset setting *1	
				1: Reset ON 0: Reset OFF	0
				0 to be set to cancel reset	
		3	EC_STOP	Error correction function down setting *2	
				0: All functions activated	0
				1: Only MSK detector circuit and synchronization regeneration circuit activated	
		2	VEC_HALT	Vertical error correction function down function *3	
				0: Executes vertical error correction and second horizontal correction.	0
				1: Does not execute vertical error correction and second horizontal correction.	
		1	RTIB	Real-time information block setting *5	0
				0: Real-time information blocks present.	
				1: No-real-time information block.	
		0	FRAME	Frame setting	0
				0: Specifies method B.	
				1: Specifies method A.	

- *1 With SYNC_RST=1, the synchronization status and the synchronization protection status are cleared, resulting in the unsynchronized state. This function enables rapid pull-in of frame synchronization when the frame synchronization of new tuned and received data is deviated during tuning of a radio receiver. In this case, registers such as the number of allowable BIC errors, the number of block forward/backward protections, and the number of frame forward/backward protections are not initialized. During reset, the INT signal is not output and the DO pin becomes the HI-Z output.
- *2 With EC_STOP=1, all of operations and data output related to error correction is shut down. MSK demodulation, synchronization circuits, serial data input, and layer 4 CRC circuit remain operative.
- *3 With VEC_HALT=1 setting, all of LSI operation related to vertical correction and second horizontal correction are shut down. Only the data after first horizontal correction is output.
- *4 Since the output mode will be modified depending on the setting of the VEC_OUT flag or the result of horizontal error correction, refer to the "List of operation modes" section for detail.
- *5 In the ITU-R recommended frame structure method A, a total of 12 data blocks can be inserted in the parity data area (the area that consists of 82 consecutive blocks of parity packets). If this IC is used in a system that has no real-time information blocks (RTIB), this flag must be set.
 - Note that if this flag is changed, frame synchronization is retained in the synchronized state for the time corresponding to the forward protection count, and then switches to the unsynchronized state. To quickly reestablish frame synchronization, applications must reset the synchronization circuit using the SYNC RST flag.
- *6 About the relationship between INT and DO, refer to the "Output Format with DO_MOVE=1"section in the "Error Correction" chapter.

20131112V101E 27/42

• <u>5h <CTL2>: Control register 2 <Write Only></u>

Register to control the parallel IF setting, vertically-corrected data output method, etc.

address	Register Name	Bit	Name	Description	Reset
5h	CTL2	7	Reserved	Either keep an initial value or set it to 0.	0
		6	BLK_RST	Block synchronization circuit reset setting *1	
				1: Reset ON 0: Reset OFF	0
				0 to be set to cancel reset	
		5	DACK	DACK signal polarity setting (effective for SP=L only)	
				0: Negative logic for DACK signal polarity	0
				1: Positive logic for DACK signal polarity	
		4	DREQ	DREQ signal polarity setting (effective for SP=L only)	
				0: Negative logic for DREQ signal polarity	0
				1: Positive logic for DREQ signal polarity	
		3	RDY	RDY signal timing setting (effective for SP=L only)	
				0: Outputs the RDY signal in the timing 1.	0
				1: Outputs the RDY signal in the timing 2.	
		2	VEC_OUT	Vertically error corrected data output method changeover setting *2	
				0: No vertically error corrected output if vertical error correction has not been	0
				made	U
				1: All data output even when vertical error correction has not been made	
		1	DMA_RD	DMA read control signal selection setting (effective for SP=L only)	
				0: RD signal used	0
				1: DACK signal used	
		0	DMA	DMA transmission function enable setting (effective for SP=L only)	
				0: DMA transmission not used for reading of corrected data	0
				1: DMA transmission used for reading of corrected data	


^{*1} With BLK_RST=1, the block synchronization state and block synchronization protection counter value are cleared. But this does not affect the functions related to frame synchronization.

20131112V101E 28/42

^{*2} With VEC_OUT=1, one frame of data completely free from error. The data similar to the horizontally-corrected data is output in the timing of output of vertically-corrected data even when vertical correction has not been made.

(2)Read registers

This is the dedicated register that can read only the status register (STAT) and block number register (BLNO) in LSI. To DI, the CCB address (Fad) is input. Data is output in order of the status register and the block number register.



• <STAT>: Status register <Read Only>

Register to confirm various states

Address	Register Name	Bit	Name	Description	Rese
1h	STAT	7	VH	Determination on vertically error corrected data	
				0: Data for which only horizontal correction is performed	_
				1: Data for which vertical and second horizontal correction after horizontal correction	0
				are performed	
		6	BLK	Block synchronization state	
				0: Data that is received when block synchronization is not established	0
				1: Data that is received when block synchronization is established	
		5	FRM	Frame synchronization state	
				0: Data that is received when frame synchronization is not established	0
				1: Data that is received when frame synchronization is established	
		4	ERR	Error correction state	
				0: Data whose correction is completed and for which error is not detected by the layer	
				2 CRC check	0
				1: Data whose correction is impossible or for which error is detected by the layer 2	
				CRC check.	
		3	PRI	Determination of parity block	
				0: Data that is estimated to be data block by the frame synchronization circuit	0
				1: Data that is estimated to be parity block by the frame synchronization circuit	
		2	HEAD	Frame head determination	
				1: Data that is estimated to be the frame head block by the frame synchronization	
				circuit	0
				0: Data other than above	
		1	CRC4	Layer 4 CRC check result	
				0: Error in layer 4 CRC check result	1
				1: No error in layer 4 CRC check result	
		0	RTIB	Real-time information block state	0
				1: Indicates the data is a real-time information block.(This bit is valid only in method A'.)	
				0: The others	

The value in the "Reset" column is the readable value immediately after canceling the reset.

• <BLNO>: Block Number register < Read Only>

Register to confirm the output data block Number

Address	Register Name	Bit	Name	Description	Reset
2h	BLNO	7	BLN7	Indicates the block Number or parity block Number of output data	0
		6 BLN6	0		
		5	BLN5	Data block Number 0 to 189	0
		4	BLN4	Parity block Number 0 to 81	0
		3	BLN3		0
		2	BLN2		0
		1	BLN1		0
		0	BLN0		0

The value in the "Reset" column is the readable value immediately after canceling the reset.

20131112V101E 29/42

The timing for rewriting of read register (STAT, BLNO) data is the timing for changing of INT from H to L. It is possible to read the register in a manner a synchronous with the interrupt signal when INT_MOVE is set to "1". For example, to check the current receiving state, read the status register to check BLK (data received during block synchronization) and FRM (data received during frame synchronization). In this case, read data is more close to the current receiving state, when VH=0 (data subject to horizontal correction only) information is used.


(3) Read error corrected data (CCB address FBh)

The corrected packet data is output from LSI. The CCB address, FBh, is input in DI.

The valid data to be output is maximum 288 bits. If the clock input (CL input) is interrupted halfway to set CE to the "L" level, data output is not troubled by the next interrupt.

- ①The maximum data to be output is 288 bits (36 bytes) and the leading two bytes, to which the status register (STAT) contents and the block number register (BLNO) contents are added, are output.
- ②STAT and BLNO, which are the register contents outputs, are output respectively with LSB first.
- 3 The corrected data is output sequentially beginning with the leading bit in data of one block.
- The BIC code is not output.
- Data reading for one times by one interrupt signal (INT) is possible, but for two times is impossible.

$\overline{DO0}$ to $\overline{DO7}$	DO8 to DO15	D O 16	to	D 0 191	DO 192 to DO 205	DO 206 to DO 287
STAT (8)	BLN0 (8)	Data block (176)		Error-corrected data	Layer 2 CRC (14)	Parity (82)




20131112V101E 30/42

(4) Write data for layer 4 CRC check (CCB address FCh)


This is a function to detect the error in the data group (Layer 4 CRC), transmitting the data group of specified number of bytes, via the CCB interface, to LSI. The CCB address is FCh. In this case, it is not necessary to send register address.

The length of data group to be transmitted is on the 8-bit units. Here is not any upper limit (such as N pieces in the figure below) for the length of data to be transmitted at a time and data transmission can be divided into multiple times.

•The data transmission is performed at a time



•The data transmission is divided into two times.



Symbol	Parameter	min	typ	max	unit
tCL	Clock "L" level time	0.7			μS
tCH	Clock "H" level time	0.7			μS
tSU	Data setup time	0.7			μS
tHD	Data hold time	0.7			μS
tEL	CE wait time	0.7			μS
tES	CE setup time	0.7			μS
tEH	CE hold time	0.7			μS
tDDO*1	DO data output time	135		320	ns
TDDO2	DO data output off time	135			ns
tCRC	CRC4 change period			0.7	μS

^{*1} DO data output change time from the "H" level to the "L" level. Output change time from the "L" level to the "H" level is determined by the external pull-up resistance value and load capacitance value.

20131112V101E 31/42

Parallel Interface

This LSI can perform control via the parallel interface, in addition to the CCB interface. To use the parallel interface, it is necessary to set the SP pin = L. The data bus width can be selected with the BUSWD pin. (BUSWD pin - L: 8 bits, H: 16 bits)


(1)Write Registers

• List of write registers

Address	R/W	Register Name	Description					
0h		-	Reserved (setting prohibited)					
1h	W	BIC	Allowable number of BIC errors					
2h	W	SYNCB	Block synchronization: error protection count					
3h	W	SYNCF	Frame synchronization: error protection count					
4h	W	CTL1	Control register 1					
5h	W	CTL2	Control register 2					
6h	W	CRC4	Layer 4 CRC register					
7h and beyond	•	-	Reserved (setting prohibited)					

Data is set to the register in LSI. For accessing, input the register address to A0 to A3 pins and the write data to the D(n) pin.

Set the CS pin = L, and then the WR pin = L. Subsequently, by setting the WR pin = H and the CS pin = H after the tWWRL period, the data can be set to the register. It is necessary to keep an interval of tCYWR or more before the next data input.



• <u>1h <BIC>: Number of allowable BIC errors <Write Only></u>

Register to set the allowable number of BIC error bits for determination of synchronization

Address	Register Name	Bit	Name	Description	Reset	
1h	BIC	7-4	BIC_F	Forward protection value (initial value 2)	20101	
				Sets the allowable number of BIC error bits (when synchronized).	0010b	
		3-0	BIC_B	Backward protection value (initial value 2)	00405	
				Sets the number of allowable BIC error bits (when not synchronized).	0010b	

When the block synchronization determination output (BLOCK) is to be used determination of whether or not there is any FM multiplex data, it is recommended to set the allowable number of BIC errors during backward protection to '0001b' or '0000b'.

20131112V101E 32/42

• 2h <SYNCB>: Block synchronization: error protection count <Write Only>

Register to set the number of block synchronization protections for determination of block synchronization.

Address	Register Name	Bit	Name	Description	Reset		
2h	SYNCB	7-4	SYNCB_B	B Backward protection value (Register initial value 1: Number of backward protections 2) Number of backward protections = Backward protection value +1			
		3-0	SYNCB_F	Forward protection value (Register initial value 7: Number of forward protections 8) Number of forward protections = Forward protection value +1	0111b		

To change the set value, it is necessary to set the value determined by deducting 1 from the desired number of protections.

The number of forward and backward protections can be set separately. The conditions for counting the number of protections are as follows:


- Number of backward protections (not synchronized): BLOCK=L)
 When the timing of the free-run counter for LSI internal synchronization agrees with that of received BIC, the protection counter is incremented by 1. Similarly, when the timing between the LSI internal counter and the received BIC is lost, the protection counter is cleared to zero. The count timing is the timing of the LSI internal counter.
- Number of forward protections (synchronized: BLOCK=H)
 Contrarily to the case of backward protection, the number of protections is counted up when the timing of LSI internal free-run counter is deviated from the received BIC detection timing. The number of protections is cleared to zero when they agree.

The figure below shows the agreement/disagreement between the LSI internal timing and received BIC timing and the relationship between the protection counter value and BLOCK signal.

For the number of forward/backward protections of 3, the protection counter value at a timing of BLOCK signal changeover is 2, that is, smaller by 1. The number of protections is determined in the internal circuit by comparing the register set value for the number of forward/backward protections and the protection counter. Accordingly, the register set value must be set to the value smaller than the desired number of protections by 1.

For example, when the number of both forward and backward protections is 3 as shown below, it is necessary to set '22h'. If the set value is '00h', the number of protections becomes 1 by definition for forward and backward protections. However, the operation becomes the same as for the state without the protection circuit.

When the block synchronization flag output (BLOCK) is to be used for determination whether or not there is FM multiplex data, it is recommended to reset the value severer than the initial value.



• <u>3h <SYNCF>: Frame synchronization: error protection count <Write Only></u>
Register to set the number of frame synchronization protections for determination of frame synchronization

Address	Register Name	Bit	Name	Description	Reset
3h	SYNCF	7-4	SYNCF_B	Backward protection value	
				(Register initial value 1: Number of backward protections 2)	0001b
				Number of backward protections = Backward protection value +1	
		3-0	SYNCF_F	Forward protection value	
				(Register initial value 7: Number of forward protections 8)	0111b
				Number of forward protections = Forward protection value +1	

To change the set value, it is necessary to set the value determined by deducting 1 from the desired number of protections. This LSI detects BIC peculiar change points exist at four points in one frame and increases/decreases the counts of protection counter by determining agreement/disagreement with the timing counter for LSI internal frame synchronization.

20131112V101E 33/42

• 4h <CTL1>: Control register 1 <Write Only>

Register to control the block reset ON/OFF, function activation/stop, and the data output method.

Address	Register Name	Bit	Name	Description	Reset
4h	CTL1	7	CRC4_RST	Layer 4 CRC check circuit reset setting	
				1: Reset ON 0: Reset OFF	0
				To cancel reset, it is necessary to set 0.	
		6	DO _MOVE	Sets the DO pin output method changeover	
				0: Hi-Z state retained in states other than data output	0
				1: Changes in an interlocked manner with the INT signal *6	
		5	INT_MOVE	Sets changeover of corrected data output method *4	
				0: Outputs only data received at completion of correction & layer 2 CRC	0
				completion as well as during synchronization	0
				1: Outputs all of data	
		4	SYNC_RST	Synchronization regeneration circuit reset setting *1	
				1: Reset ON 0: Reset OFF	0
				0 to be set to cancel reset	
		3	EC_STOP	Error correction function down setting *2	
				0: All functions activated	0
				1: Only MSK detector circuit and synchronization regeneration circuit activated	
		2	VEC_HALT	Vertical error correction function down function *3	
				0: Executes vertical error correction and second horizontal correction.	0
				1: Does not execute vertical error correction and second horizontal correction.	
		1	RTIB	Real-time information block setting *5	0
				0: Real-time information blocks present.	
				1: No-real-time information block.	
		0	FRAME	Frame setting	0
				0: Specifies method B.	
				1: Specifies method A.	

- *1 With SYNC_RST=1, the synchronization status and the synchronization protection status are cleared, resulting in the unsynchronized state. This function enables rapid pull-in of frame synchronization when the frame synchronization of new tuned and received data is deviated during tuning of a radio receiver. In this case, registers such as the number of allowable BIC errors, the number of block forward/backward protections, and the number of frame forward/backward protections are not initialized. During reset, the INT signal is not output and the DO pin becomes the HI-Z output.
- *2 With EC_STOP=1, all of operations and data output related to error correction is shut down. MSK demodulation, synchronization circuits, serial data input, and layer 4 CRC circuit remain operative.
- *3 With VEC_HALT=1 setting, all of LSI operation related to vertical correction and second horizontal correction are shut down. Only the data after first horizontal correction is output.
- *4 Since the output mode will be modified depending on the setting of the VEC_OUT flag or the result of horizontal error correction, refer to the "List of operation modes" section for detail.
- *5 In the ITU-R recommended frame structure method A, a total of 12 data blocks can be inserted in the parity data area (the area that consists of 82 consecutive blocks of parity packets). If this IC is used in a system that has no real-time information blocks (RTIB), this flag must be set.
 - Note that if this flag is changed, frame synchronization is retained in the synchronized state for the time corresponding to the forward protection count, and then switches to the unsynchronized state. To quickly reestablish frame synchronization, applications must reset the synchronization circuit using the SYNC_RST flag.
- *6 About the relationship between INT and DO, refer to the "Output Format with DO_MOVE=1"section in the "Error Correction" chapter.

20131112V101E 34/42

• <u>5h <CTL2></u>: Control register 2 <Write Only>


Register to control the parallel IF setting, vertically-corrected data output method, etc.

Address	Register Name	Bit	Name	Description	Reset
5h	CTL2	7	Reserved	Either keep an initial value or set it to 0.	0
		6	BLK_RST	Block synchronization circuit reset setting *1	
				1: Reset ON 0: Reset OFF	0
				0 to be set to cancel reset	
		5	DACK	DACK signal polarity setting (effective for SP=L only)	
				0: Negative logic for DACK signal polarity	0
				1: Positive logic for DACK signal polarity	
		4	DREQ	DREQ signal polarity setting (effective for SP=L only)	
				0: Negative logic for DREQ signal polarity	0
				1: Positive logic for DREQ signal polarity	
		3	RDY	RDY signal timing setting (effective for SP=L only)	
				0: Outputs the RDY signal in the timing 1.	0
				1: Outputs the RDY signal in the timing 2.	
		2	VEC_OUT	Vertically error corrected data output method changeover setting *2	
				0: No vertically error corrected output if vertical error correction has not been	0
				made	0
				1: All data output even when vertical error correction has not been made	
		1	DMA_RD	DMA read control signal selection setting (effective for SP=L only)	
				0: RD signal used	0
				1: DACK signal used	
		0	DMA	DMA transmission function enable setting (effective for SP=L only)	
				0: DMA transmission not used for reading of corrected data	0
				1: DMA transmission used for reading of corrected data	

^{*1} With BLK_RST=1, the block synchronization state and block synchronization protection counter value are cleared. But this does not affect the functions related to frame synchronization.

(2) Write data for layer 4 CRC check

This is a function to detect the error in the data group (Layer 4 CRC), transmitting the data group of specified number of bytes, via the parallel interface, to LSI. The length of data group to be transmitted is on the 8-bit units. Here is not any upper limit (such as N pieces in the figure below) for the length of data to be transmitted at a time.



20131112V101E 35/42

^{*2} With VEC_OUT=1, one frame of data completely free from error. The data similar to the horizontally-corrected data is output in the timing of output of vertically-corrected data even when vertical correction has not been made.

• 6h <CRC4>: Layer 4 CRC register <Write Only>

Register for data group writing to check the layer 4 CRC.

Address	Register Name	Bit	Name	Description	Reset
6h	CRC4	7-0	CRCDAT	Layer 4 CRC check data setting By writing value consecutively into this register, the layer 4 CRC check of data group comprising multiple bytes can be made.	00h
				The CRC checked results can be known by checking the CRC4 flag in the e status register or CRC4 pin output.	oon

Layer 4 Data Group (N bytes)

ŀ	b1 b8	b9 b24	1		b8*N
	SOH	Data group header	Data group data	END	CRC

Number of writes	D7	D6	D5	D4	D3	D2	D1	D0					
1	SOH	SOH (b8 - b1)											
2	Data	Data group header (b16 - b9)											
3	Data	Data group header (b24 - b17)											
4	Data	Data group header (b32 - b25)											
N-2	END												
N-1	CRC	CRC											
N	CRC			•			•						

20131112V101E 36/42

(3)Read registers


• List of read registers

Address	R/W	Register Name	Description
0h	R	PDATO	Error-corrected data
1h	R	STAT	Status register
2h	R	BLNO	Block number register
3h and beyond	-	-	Reserved

This is to read data from the register in LSI. Only the status register (STAT) and block number register (BLNO) in LSI can be read

For accessing, input the register address in A0 to A3, set the CS pin = L, and then the RD pin = L. This causes the RDY pin to change from "H" to "L". Then, data is output from the D(n) pin after the RDY pin becomes "H". It is necessary to keep an interval of tCYRD or more before the next data output. (n: 0-7 for BUSWD=L and 0 – 15 for BUSWD=H.)

By setting bit 3 (RDY) = 1 of the control register 2, the RDY pin output method can be changed. In this case, the RDY pin changes from "H" to "L" in the timing enabling output of the acquired data and the pin returns to "H" after the end of data output (shown as Timing 2 in the figure).



20131112V101E 37/42

• 1h <<u>STAT></u>: Status register <<u>Read Only></u>

Register to confirm various states

Address	Register Name	Bit	Name	Description	Reset
1h	STAT	7	VH	Determination on vertically error corrected data 0: Data for which only horizontal correction is performed	0
				Data for which vertical and second horizontal correction after horizontal correction are performed	
		6	BLK	Block synchronization state	
				0: Data that is received when block synchronization is not established	0
				1: Data that is received when block synchronization is established	
		5	FRM	Frame synchronization state	
				0: Data that is received when frame synchronization is not established	0
				1: Data that is received when frame synchronization is established	
		4	ERR	Error correction state	
				0: Data whose correction is completed and for which error is not detected by the layer	
				2 CRC check	0
				1: Data whose correction is impossible or for which error is detected by the layer 2	
				CRC check.	
		3	PRI	Determination of parity block	
				0: Data that is estimated to be data block by the frame synchronization circuit	0
				1: Data that is estimated to be parity block by the frame synchronization circuit	
		2	HEAD	Frame head determination	
				1: Data that is estimated to be the frame head block by the frame synchronization	0
				circuit	U
				0: Data other than above	
		1	CRC4	Layer 4 CRC check result	
				0: Error in layer 4 CRC check result	1
				1: No error in layer 4 CRC check result	
		0	RTIB	Real-time information block state	0
				1: Indicates the data is a real-time information block.(This bit is valid only in method A'.)	
				0: The others	

The value in the "Reset" column is the readable value immediately after canceling the reset.

• 2h <BLNO>: Block Number register <Read Only>

Register to confirm the output data block Number

Address	Register Name	Bit	Name	Description	Reset
2h	BLNO	7	BLN7	Indicates the block Number or parity block Number of output data	0
		6	BLN6		0
		5	BLN5	Data block Number 0 to 189 Parity block Number 0 to 81	0
		4	BLN4		0
		3	BLN3		0
		2	BLN2		0
		1	BLN1		0
		0	BLN0		0

The value in the "Reset" column is the readable value immediately after canceling the reset.


The timing for rewriting of read register (STAT, BLNO) data is the timing for changing of INT from H to L. It is possible to read the register in a manner a synchronous with the interrupt signal when INT_MOVE is set to "1". For example, to check the current receiving state, read the status register to check BLK (data received during block synchronization) and FRM (data received during frame synchronization). In this case, read data is more close to the current receiving state, when VH=0 (data subject to horizontal correction only) information is used.

20131112V101E 38/42

(4) Read error corrected data

This is to output the packet data after correction processing from LSI. The total length of output data is 176 bits (22 Bytes) only, and the Layer 2 CRC data (14 bits) and parity data (82 bits) are not output. The corrected data is output, on either the 8-bit or 16-bit units, sequentially from the leading data among those in one packet. The BIC code is not output.

The accessing method is the same as for the register output and the address "0" is input to A0 to A3 pins. Since this is different from the register output in the timing conditions during access, the timing chart is shown here separately from the register output. The RDY signal output method can also be selected similarly.



• 0h <PDATO>: Error-corrected data <Read Only>

Register to read the error-corrected data.

Address	Register Name	Bit	Name	Description	Reset
Oh	PDATO	7-0	PDATO	Error-corrected data By reading value consecutively from this register, the error corrected data can be output. With 8-bit mode (BUSWD=L), 22 times of read access is necessary, With 16-bit mode (BUSWD=H), 11 times of read access is necessary.	00h

b1b2	b175b176		
	Data block (176 bits) Data after error correction	Layer 2 CRC (14 bits)	Parity (82 bits)

Structure of a Single Data Packet (Total length 272 bits: BIC not included)

20131112V101E 39/42

With 8-bit mode

Number of reads	D7	D6	D5	D4	D3	D2	D1	D0		
1	Error c	Error corrected data (b8 - b1)								
2	Error o	Error corrected data (b16 - b9)								
3	Error o	Error corrected data (b24 - b17)								
20	Error c	Error corrected data (b160 - b153)								
21	Error o	Error corrected data (b168 - b161)								
22	Error o	orrected o	data (b17	6 - b169)						

With 16-bit mode

WILL TO-DIL III	iti To-bit Mode															
Number of reads	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	Error c	Error corrected data (b16 - b9)							Error corrected data (b8 - b1)							
2	Error o	Error corrected data (b32 - b25)						Error corrected data (b24 - b17)								
10	Error c	Error corrected data (b160 - b153)						Error corrected data (b152 - b145)								
11	Error c	Error corrected data (b176 - b169)					Error corrected data (b168 - b161)									

20131112V101E 40/42

Symbol	Parameter	min	typ	max	unit
tSARD	Address and CS to RD setup	20			ns
tHARD *1	RD to address and CS hold	0			ns
tWRDL	RD "L" level width	340			ns
tCYRD	RD cycle wait	150			ns
tWRDY	RDY width (at register output)	60		210	ns
tRDH	RD data hold	0		40	ns
tSAWR	Address and CS to WR setup	20			ns
tHAWR	WR to address and CS hold	20			ns
tCYWR	WR cycle wait	150			ns
	WR cycle wait(When writing data in Layer 4CRC register)	1200			ns
tWWRL	WR "L" level width	200			ns
tWDS	WR data setup	0			ns
tWDH	WR data hold	20			ns
tDRDY	RDY output delay	0		40	ns
tDRDY2	RDY output delay 2	0		40	ns
tWDRD	RD width at output of corrected data BUSWD=L (8bit)	340			ns
	RD width at output of corrected data BUSWD=H (16bit)	620			ns
tWDRDY	RDY width at output of corrected data BUSWD=L (8bit)	60		210	ns
	RDY width at output of corrected data BUSWD=H (16bit)	300		490	ns
tDATON	DATn output start time	0		40	ns
tDDATn	DATn output delay	0		40	ns

^{*1} Specified up to the earliest negating of A0 to A3 and CS

20131112V101E 41/42

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa

20131112V101E 42/42