												REVIS	SIONS								
					LTR				DESC	RIPTI	ON				D	ATE		A	APPRO	OVED	)
Preparec	d in acc	cordan	nce with	ASME Y	(14.24												Ve	ndor it	em dra	awing	1
Preparec	d in acc	cordan	ice with	ASME Y	(14.24												Ve	ndor it	em dra	awing	9
Preparec	d in acc	cordan	ice with	ASME Y	(14.24												Ve	ndor it	em dra	awing	1
	d in acc	cordan	ice with	ASME Y	(14.24												Ve	ndor it	em dra	awing	]
REV	d in acc		ice with	ASME Y	(14.24												Ve	ndor it	em dra	awing	3
REV PAGE	d in acc		ice with	ASME Y	(14.24												Ve	ndor it	em dra	awing	3
REV PAGE REV PAGE		cordan	nce with	ASME Y	(14.24												Ve	ndor it	em dra	awing	J
REV PAGE REV	ATUS	cordan			(14.24	2	3	4	5	6	7	8	9	10	11	12	Ve	ndor it	em dra	awing	3
REV PAGE REV PAGE REV STA	ATUS		REV		1 RED BY	,			5	6	7	8	_	DLA		AND	13 MARI	14 <b>TIME</b>	15	awing	3
REV PAGE REV PAGE REV STA	ATUS	cordan	REV		1 RED BY	,	3 Nguy		5	6	7	8	C		LAND IBUS	AND	13 MARI 0 432'	14 <b>TIME</b> 18-399	15	awing	
REV PAGE REV PAGE REV STA OF PAGE	ATUS ES		REV	E PREPAI	1 RED BY	,			5	6			C		LAND IBUS	AND	13 MARI	14 <b>TIME</b> 18-399	15	awing	
REV PAGE REV PAGE REV STA OF PAGE	ATUS ES	f drawi	REV		1 RED BY	Phu H.		en	5	6	тіт	LE	C <u>http</u>	DLA OLUN ://ww	LAND IBUS, w.land	) AND , OHIC <mark>dandn</mark>	13 MARI 0 432	14 TIME 18-399 ne.dla	15 00		
REV PAGE REV PAGE REV STA OF PAGE PMIC N/A	ATUS ES A	f drawi DD	REV PAGE	E PREPAI	1 RED BY F ED BY	/ Phu H. Phu H.	. Nguy	en	5	6	TIT MIC	LE		DLA OLUN ://ww	LAND IBUS w.land	AND OHIC	13 MARI 0 432 DiGIT	14 TIME 18-399 ne.dla	15 00 .mil/		Š, 8-
REV PAGE REV PAGE REV STA OF PAGE PMIC N/A	ATUS ES A	f drawi DD	REV PAGE	E PREPAI	1 RED BY F VED BY	Phu H. Phu H.	. Nguy . Nguy	en en	5	6	TIT MIC CH		C http CIRCI	JIT, OFT\	LAND IBUS w.land LINE WAR	AND OHIC	13 MARI 0 432 <sup>/</sup> Daritin	14 TIME 18-399 ne.dla	15 00 .mil/ 500 k .E, TI	(SPS RUE	Š, 8-
REV PAGE REV PAGE REV STA OF PAGE PMIC N/A	ATUS ES A	f drawi DD	REV PAGE	E PREPAI	1 RED BY F VED BY	Phu H. Phu H.	. Nguy	en en	5	6	TIT MIC CH, BIP	LE	CIRCI EL, S	JIT, OFT VUT,	LAND IBUS w.land LINE WAR 12-B	AND OHIC dandn AR-E E-SE	13 MARI 0 432 <sup>/</sup> Daritin	14 TIME 18-399 ne.dla	15 00 .mil/ 500 k .E, TI	(SPS RUE	Š, 8-
REV PAGE REV PAGE REV STA OF PAGE PMIC N/A	ATUS ES A	f drawi DD	REV PAGE	E PREPAI	L 1 RED BY F VED BY T	Phu H. Phu H. Y	. Nguy . Nguy	en en ess	5	6	TIT MIC CH, BIP MO	LE CROC ANNE OLAI	CIRCI EL, S	JIT, OFT VUT, SIL	LINE W.Iand LINE WAR 12-B ICON	AND OHIC dandn AR-E E-SE IT PL	13 MARI 0 432 DIGIT LEC US S	14 TIME 18-399 ne.dla	15 00 .mil/ 500 k .E, TI	(SPS RUE	Š, 8-
REV PAGE REV PAGE REV STA OF PAGE PMIC N/A	ATUS ES A	f drawi DD	REV PAGE		L 1 RED BY F VED BY T	Phu H. Phu H. Y	. Nguy . Nguy s M. H ENT. N	en en ess	5	6	TIT MIC CH, BIP MO	LE CROC ANNE OLAI	CIRCI EL, S	JIT, OFT VUT, SIL	LINE W.Iand LINE WAR 12-B ICON	AND OHIC dandn AR-E E-SE IT PL	13 MARI 0 432 <sup>/</sup> Daritin	14 TIME 18-399 ne.dla	15 00 .mil/ 500 k .E, TI	(SPS RUE	Š, 8-
REV PAGE REV PAGE REV STA OF PAGE PMIC N/A	ATUS ES A	f drawi DD	REV PAGE		L 1 RED BY F VED BY T	Phu H. Phu H. Y	. Nguy . Nguy s M. H ENT. N	en en ess	5	6	TIT MIC CH, BIP MO DWG	LE CROC ANNE OLAI	CIRCI EL, S R INF	JIT, OFT PUT, SIL	LINE W.Iand LINE WAR 12-B ICON	AND OHIC dandn AR-E E-SE IT PL	13 MARI 0 432 DIGIT LEC US S	14 TIME 18-399 ne.dla	15 00 .mil/ 500 k .E, TI	(SPS RUE	Š, 8-

## 1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance 500 kSPS, 8-channel, software-selectable, true bipolar input, 12- bit plus sign ADC microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/14636 Drawing number	- <u>01</u> Device type (See 1.2.1)	X Case outline (See 1.2.2)	Lead finish (See 1.2.3)	
1.2.1 Device type(s).				
Device type	Generic	Ci	rcuit function	
01	AD7327-EP		S, 8-channel, software-selectable, lar input, 12- bit plus sign ADC	

1.2.2 <u>Case outline(s)</u>. The case outlines are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	20	JEDEC MO-153-AC	Thin Shrink Small Outline Package (TSSOP)

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
A B	Hot solder dip Tin-lead plate
C	Gold plate Palladium
E	Gold flash palladium
Z	Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/14636</b>
COLUMBUS, OHIO	A	16236	
		REV	PAGE 2

### 1.3 Absolute maximum ratings. 1/

$V_{\text{DD}}$ to AGND, DGND	+0.3 V to -16.5 V
V <sub>CC</sub> to AGND, DGND	
V <sub>DRIVE</sub> to AGND, DGND	
AGND to DGND	
Analog input voltage to AGND	
Digital input voltage to DGND	
Digital output voltage to GND	-0.3 V to V <sub>DRIVE</sub> + 0.3 V
REFIN to AGND	-0.3 V to $V_{CC}$ + 0.3 V
Input current to any pin except supplies	±10 mA <u>2</u> /
Operating temperature range:	-55°C to +125°C
Storage temperature range	-65°C to 150°C
Junction temperature	150°C
Case outline X:	
Thermal impedance, θ <sub>JA</sub>	143°C/W
Thermal impedance, $\theta_{JC}$	45°C/W
Pb-free temperature, soldering reflow	260(0) °C
ESD	

### 2. APPLICABLE DOCUMENTS

### JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

### JEP95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107).

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14636
		REV	PAGE 3

<sup>&</sup>lt;u>1</u>/ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

<sup>2/</sup> Transient currents of up to 100 mA do not cause SCR latch-up.

### 3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Terminal function</u>. The terminal function shall be as shown in figure 3.
- 3.5.4 <u>Functional block diagram</u>. The functional block diagram shall be as shown in figure 4.
- 3.5.5 <u>Serial interface timing diagram</u>. The serial interface timing diagram shall be as shown in figure 5.
- 3.5.6 <u>Channel to channel isolation</u>. The channel to channel isolation shall be as shown in figure 6.
- 3.5.7 <u>CMRR vs Common Mode Ripple frequency</u>. The CMRR vs Common Mode Ripple frequency shall be as shown in figure 7.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE CODE IDENT NO. A 16236		DWG NO. <b>V62/14636</b>
		REV	PAGE 4

Test	Symbol			Limits		
		$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	Min	Тур	Max	
		2/				
<b>Dynamic Performance</b> (f <sub>IN</sub> = 5	0 kHz sine		-		1	<u> </u>
		Differential mode, $V_{CC} = 4.75$ V to 5.25 V	76			dB
		Differential mode, $V_{CC} < 4.75 V$	75.5			-
Signal-to-Noise Ratio	SNR	Single-ended/pseudo differential mode; ±10 V,	72			
	<u>3</u> /	$\pm 2.5$ V and $\pm 5$ V ranges, Vcc = 4.75 V to 5.25 V				-
		Single-ended/pseudo differential mode; 0 V to 10 V	71.7			
		$V_{\rm CC}$ = 4.75 V to 5.25 V and all ranges at $V_{\rm CC}$ < 4.75 V				
		Differential mode; ±2.5 V and ±5 V ranges	75			_
		Differential mode; 0 V to 10 V	74			
		Differential mode; ±10 V range		76		
Signal-to-Noise + Distortion	SINAD <u>3</u> /	Single-ended/pseudo differential mode; ±2.5 V and ±5 V ranges	70.7			
		Single-ended/pseudo differential mode; 0 V to +10 V and ±10 V ranges		72.5		
		Differential mode; ±2.5 V and ±5 V ranges			-79.3	
		Differential mode; 0 V to 10 V ranges			-78.8	
		Differential mode; ±10 V range		-82		
Total Harmonic Distortion	THD	Single-ended/pseudo differential mode; ±5 V range			-76	
	<u>3</u> /	Single-ended/pseudo differential mode; ±2.5 V range			-77.3	
		Single-ended/pseudo differential mode; 0 V to +10 V and ±10 V ranges		-80		
		Differential mode; ±2.5 V and ±5 V ranges			-80	
		Differential mode; 0 V to 10 V ranges			-80	
		Differential mode; ±10 V ranges		-82		
Peak Harmonic or Spurious	SFDR	Single-ended/pseudo differential mode; ±5 V range			-77.2	
Noise	<u>3</u> /	Single-ended/pseudo differential mode; ±2.5 V range			-78.9	
		Single-ended/pseudo differential mode; 0 V to +10 V and ±10 V ranges		-79		
Intermodulation Distortion	MD <u>3</u>	$f_{A} = 50 \text{ kHz}, f_{B} = 30 \text{ kHz}$				
Second-Order Terms				-88		
Third-Order Terms				-90		1
Aperture Delay <u>4</u> /				7		ns
Aperture Jitter <u>4</u> /				50		ps
Common-Mode Rejection	CMRR 3/	Up to 100 kHz ripple frequency; see FIURE 7		-79		dB
Channel-to-Channel Isolation 3/		f <sub>IN</sub> on unselected channels up to 100 kHz; see FIGURE 6		-72		
—		At 3 dB		22		MHz
Full Power Bandwidth		At 0.1 dB	L	5		1

## TABLE I. <u>Electrical performance characteristics</u>. <u>1</u>/

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14636</b>
		REV	PAGE 5

Test	Symbol	Test conditions		Limits		Uni
		-55°C ≤ T <sub>A</sub> ≤ +125°C	Min	Тур	Max	1
		<u>2</u> /				
DC Accuracy <u>5/ 6/</u>	-		I	1	1	1
Resolution			13			Bit
			12 bit plus			
			sign			
No Missing Codes		Differential mode	(13 bits)			
			11 bit plus			
			sign			
		Differential mode; $V_{CC} = 3 V$ to 5.25 V,	(12 bits)		±1.25	LS
		typical for $V_{CC} = 2.7 V$			±1.20	LOI
Integral Nonlinearity		Single-ended/pseudo differential mode,			±1.2	
<u>3</u> /		$V_{cc} = 3 V$ to 5.25 V, typical for $V_{cc} = 2.7 V$			±1.2	
<u></u>		Single-ended/pseudo differential mode (LSB = FSR/8192)		-0.7/+1.2		
		Differential mode; guaranteed no missing codes to 13 bits		0.1/11.2	-0.99/+1.2	
Differential Nonlinearity		Single-ended mode; guaranteed no missing codes to 12			±0.99	
3/		bits			_0.00	
-		Single-ended/pseudo differential mode (LSB = FSR/8192)		-0.7/+1		
Offset Error		Single-ended/pseudo differential mode			-6/+10	
<u>3/</u> <u>7/</u>		Differential mode			-7/+11	
Offset Error Match		Single-ended/pseudo differential mode			±0.8	
<u>3/</u> 7/		Differential mode			±0.5	
Gain Error		Single-ended/pseudo differential mode			±8	
<u>3/</u> 7/		Differential mode			±15	
Gain Error Match		Single-ended/pseudo differential mode			±0.5	
<u>3/</u> 7/		Differential mode			±0.5	
Positive Full Scale Error		Single-ended/pseudo differential mode			±4	
<u>3</u> / <u>8</u> /		Differential mode			±8	
Positive Full Scale		Single-ended/pseudo differential mode			±0.5	
Error Match 3/ 8/		Differential mode			±0.5	
Bipolar Zero Error		Single-ended/pseudo differential mode			±9	
<u>3/</u> 8/		Differential mode			±8	
Bipolar Zero		Single-ended/pseudo differential mode			±0.5	
Error Match <u>3/8/</u>		Differential mode			±0.5	
Negative Full Scale		Single-ended/pseudo differential mode			±4	l
Error <u>3/</u> 8/		Differential mode			±7	l
Negative Full Scale		Single-ended/pseudo differential mode			±0.5	
Error Match <u>3/</u> 8/		Differential mode			±0.5	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/14636</b>
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 6

Test	Symbol	Test conditions		Limits		Unit
		-55°C ≤ T <sub>A</sub> ≤ +125°C	Min	Тур	Max	
		<u>2</u> /				
Analog input			1			
Input Voltage Ranges 3/		Reference = 2.5 V				V
(Programmed via Range Registers)		$V_{DD}$ = +10 V min, Vss = -10 V min, Vcc = +2.7 V to +5.25 V		±10		
Registers)		$V_{DD} = +5 \text{ V min}, \text{ Vss} = -5 \text{ V min}, \text{ Vcc} = +2.7 \text{ V to } +5.25 \text{ V}$		±5		
		$V_{DD} = +5 \text{ V min}, \text{ Vss} = -5 \text{ V min}, \text{ Vcc} = +2.7 \text{ V to } +5.25 \text{ V}$		±2.5		
		$V_{DD}$ = +10 V min, Vss = AGND min, Vcc = +2.7 V to +5.25 V		0 to 10		
Pseudo Differential VIN(-)		V <sub>DD</sub> = +16.5 V, V <sub>SS</sub> = -16.5 V, V <sub>CC</sub> = +5 V				
		Reference = $2.5 \text{ V}$ ; range = $\pm 10 \text{ V}$		±3.5		V
Input Range <u>3</u> /		Reference = $2.5 \text{ V}$ ; range = $\pm 5 \text{ V}$		±6		
		Reference = $2.5 \text{ V}$ ; range = $\pm 2.5 \text{ V}$		±5		
		Reference = 2.5 V; range = 0 V to +10 V v		±3/-5		
DC Leakage Current		VIN = VDD OF VSS			±80	nA
Do Leakage Guilent		Per input channel, VIN = VDD or Vss		3		
		When in track, ±10 V range		13.5		pF
Input Capacitance <u>4</u> /		When in track, ±5 V and 0 V to +10 V ranges		16.5		
		When in track, ±2.5 V range		21.5		
		When in hold, all ranges		3		
Reference Input/Output						
Input Voltage Range			2.5		3	V
Input DC Leakage Current					±1	μA
Input Capacitance				10		pF
Reference Output Voltage				2.5		V
Reference Output Voltage Error at 25°C					±5	mV
Reference Output Voltage TMIN to TMAX					±10	
Reference Temperature Coefficient				3	25	ppm/°C
Reference Output Impedance				7		Ω
Logic Inputs	1	1	1	1		1
Input High Voltage	VIN		2.4			V
Input Low Voltage	VIN	Vcc = 4.75 V to 5.25 V	<u> </u>		0.8	1
	- 12	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	1		0.4	1
Input Current	I <sub>IN</sub>	$V_{IN} = 0 V \text{ or } V_{DRIVE}$			±1	μA
Input Capacitance	C <sub>IN</sub>			10		pF

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/14636</b>
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 7

Test	Symbol	Test conditions		Limits		Unit
		-55°C ≤ T <sub>A</sub> ≤ +125°C 2/	Min	Тур	Max	
Logic Outputs	•	<u> </u>		•		
Output High Voltage	V <sub>OH</sub>	Isource = 200 µA	V <sub>DRIVE</sub> – 0.2 V			V
Output Low Voltage	V <sub>OL</sub>	Ι <sub>SINK</sub> = 200 μΑ			0.4	1
Floating-State Leakage Current					±1	μA
Floating-State Output Capacitance				5		pF
Output Coding		Coding bit set to 1 in control register	(Straight r		•	
· · ·		Coding bit set to 0 in control register	Twos	comple	ment)	
Conversion rate				_		
Conversion Time		16 SCLK cycles with SCLK = 10 MHz			1.6	μs
Track-and-Hold Acquisition Time 3/4/		Full-scale step input			305	ns
Throughput Rate					500	kSPS
<b>Power requirements</b> (Digital inputs = 0	V or V <sub>DRIV</sub>	<u>е)</u>		_		
V <sub>DD</sub> <u>3</u> /			12		16.5	V
V <sub>SS</sub> <u>3</u> /			-12		-16.5	
V <sub>CC</sub> <u>3</u> /			2.7		5.25	]
V <sub>DRIVE</sub>			2.7		5.25	
Normal Mode (Static)		$V_{DD}/V_{SS} = \pm 16.5 \text{ V}, V_{CC}/V_{DRIVE} = 5.25 \text{ V}$		0.9		mA
Normal Mode (Operational)		fsample = 500 kSPS				
I <sub>DD</sub>		V <sub>DD</sub> = 16.5 V			195	μA
I <sub>SS</sub>		Vss = -16.5 V			215	μA
I <sub>CC</sub> and I <sub>DRIVE</sub>		$V_{CC}/V_{DRIVE} = 5.25 V$			2.3	mA
Autostandby Mode (Dynamic)		fsample = 250 kSPS				
I <sub>DD</sub>		V <sub>DD</sub> = 16.5 V			100	μA
Iss		Vss = -16.5 V			110	μA
I <sub>CC</sub> and I <sub>DRIVE</sub>		Vcc/Vdrive = 5.25 V			0.87	mA
Autoshutdown Mode (Static)		SCLK on or off				
I <sub>DD</sub>		V <sub>DD</sub> = 16.5 V			1	μA
I <sub>SS</sub>		Vss = -16.5 V			1	μA
I <sub>CC</sub> and I <sub>DRIVE</sub>		$V_{CC}/V_{DRIVE} = 5.25 V$			1	μA
Fullshutdown Mode		SCLK on or off				
I <sub>DD</sub>		V <sub>DD</sub> = 16.5 V			1	μA
I <sub>SS</sub>		Vss = -16.5 V			1	μA
I <sub>CC</sub> and I <sub>DRIVE</sub>		Vcc/Vdrive = 5.25 V			1	μA
Power dissipation	T	r	-1	n	T	
Normal Mode (Operational)		V <sub>DD</sub> = +16.5 V, V <sub>SS</sub> = -16.5 V, V <sub>CC</sub> = +5.25 V			19	mW
Full Shutdown Mode		V <sub>DD</sub> = +16.5 V, V <sub>SS</sub> = -16.5 V, V <sub>CC</sub> = +5.25 V			38.25	μW

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14636
		REV	PAGE 8

Test	Symbol	Test conditions -55°C $\leq T_A \leq +125$ °C	V <sub>C</sub>	<sub>C</sub> < 4.75	ν		= 4.75 ` 5.25 V	V to	Unit
		<u>9</u> /	Min	Тур	Max	Min	Тур	Max	
Timing spe	ecifications	·	•					•	
	f <sub>SCLK</sub>		50			50			kHz
					10			10	MH
	t <sub>CONVERT</sub>	tsclk = 1/fsclk			16 x t <sub>SCLK</sub>			16 x t <sub>SCLK</sub>	ns
	t <sub>QUIET</sub>	Minimum time between end of serial read and next falling edge of $\overline{\text{CS}}$	75			60			
	t <sub>1</sub>	Minimum $\overline{\text{CS}}$ pulse width	12			5			
	t <sub>2</sub>	$\overline{CS}$ to SCLK set-up time; bipolar input ranges (±10 V, ±5 V, ±2.5 V)	25			20			
	<u>10</u> /	Unipolar input range (0 V to 10 V)	45			35			
	t <sub>3</sub>	Delay from $\overline{CS}$ until DOUT three-state disabled			26			14	
	t <sub>4</sub>	Data access time after SCLK falling edge			57			43	
	t <sub>5</sub>	SCLK low pulse width	0.4 х t <sub>sclк</sub>			0.4 x t <sub>SCLK</sub>			
	t <sub>6</sub>	SCLK high pulse width	0.4 х t <sub>SCLK</sub>			0.4 x t <sub>SCLK</sub>			
	t <sub>7</sub>	SCLK to data valid hold time	13			8			
	t <sub>8</sub>	SCLK falling edge to DOUT high impedance			40			22	
		SCLK falling edge to DOUT high impedance	10			9			
	t <sub>9</sub>	DIN set-up time prior to SCLK falling edge	4			4			
	t <sub>10</sub>	DIN hold time after SCLK falling edge	2			2			
		Power-up from autostandby			750			750	
	tpower-up	Power-up from full shutdown/autoshutdown mode, internal reference			500			500	μs
		Power-up from full shutdown/autoshutdown mode, external reference		25			25		

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

 $\underline{2}/\text{ V}_{\text{DD}} = 12 \text{ V to } 16.5 \text{ V}, \text{ V}_{\text{SS}} = -12 \text{ V to } -16.5 \text{ V}, \text{ V}_{\text{CC}} = 2.7 \text{ V to } 5.25 \text{ V}, \text{ V}_{\text{DRIVE}} = 2.7 \text{ V to } 5.25 \text{ V}, \text{ V}_{\text{REF}} = 2.5 \text{ V to } 3.0 \text{ V}$ 


- internal/external,  $f_{SCLK}$  = 10 MHz, fs = 500 kSPS,  $T_A = T_{MAX}$  to  $T_{MIN}$ , unless otherwise noted.
- $\underline{3}$ / See the terminology section of the AD7327 from manufacturer data sheet.
- 4/ Sample tested during initial release to ensure compliance.

5/ For dc accuracy specifications, the LSB size for differential mode is FSR/8192. For single-ended mode/pseudo differential mode, the LSB size is FSR/4096, unless otherwise noted.

- 6/ Single-ended/pseudo differential mode 1 LSB = FSR/4096, unless otherwise noted; differential mode 1 LSB = FSR/8192, unless otherwise noted.
- 7/ Unipolar 0 V to 10 V range with straight binary output coding.
- 8/ Bipolar range with twos complement output coding.
- 9/ V<sub>DD</sub> = 12 V to 16.5 V, V<sub>SS</sub> = 12 V to -16.5 V, V<sub>CC</sub> = 2.7 V to 5.25 V, V<sub>DRIVE</sub> = 2.7 V to 5.25 V, V<sub>REF</sub> = 2.5 V to 3.0 V internal/external, T<sub>A</sub> = T<sub>MAX</sub> to T<sub>MIN</sub>. Timing specifications apply with a 32 pF load, unless otherwise noted. Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V<sub>DRIVE</sub>) and timed from a voltage level of 1.6 V.
- <u>10</u>/ When using the 0 V to 10 V unipolar range, running at 500 kSPS throughput rate with  $t_2$  at 20 ns, the mark space ratio needs to be limited to 50:50.

DLA LAND AND MARITIME		CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO		16236	V62/14636
		REV	PAGE 9





Dimensions					
Symbol	Millimeters		Symbol	Milli	meters
	Min	Max		Min	Max
А		1.20	E	4.30	4.50
A1	0.05	0.15	E1	6.40 BSC	
b	0.19	0.30	е	0.65 BSC	
С	0.09	0.20	L	0.45	0.75
D	6.40	6.60			

## NOTES:

- All linear dimensions are in millimeters.
  Compliant to JEDEC standard MO-153-AC.

FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/14636</b>	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 10	

	Case	outline X	
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	$\overline{CS}$	20	SCLK
2	DIN	19	DGND
3	DGND	18	DOUT
4	AGND	17	VDRIVE
5	<b>REFIN/OUT</b>	16	V <sub>CC</sub>
6	V <sub>SS</sub>	15	V <sub>DD</sub>
7	V <sub>IN</sub> 0	14	V <sub>IN</sub> 2
8	V <sub>IN</sub> 1	13	V <sub>IN</sub> 3
9	V <sub>IN</sub> 4	12	V <sub>IN</sub> 6
10	V <sub>IN</sub> 5	11	V <sub>IN</sub> 7

FIGURE 2. Terminal connections.

Terminal number	Terminal symbol	Description
1	$\overline{CS}$	Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the AD7327-EP and frames the serial data transfer.
2	DIN	Data In. Data to be written to the on-chip registers is provided on this input and is clocked into the AD7327-EP on the falling edge of SCLK (see the Registers section of AD7327 data sheet).
3, 19	DGND	Digital Ground. Ground reference point for all digital circuitry on the AD7327-EP. The DGND and AGND voltages, ideally, share the same potential and must not be more than 0.3 V apart, even on a transient basis.
4	AGND	Analog Ground. Ground reference point for all analog circuitry on the AD7327-EP. Refer all analog input signals and any external reference signal to this AGND voltage. The AGND and DGND voltages, ideally, share the same potential and must not be more than 0.3 V apart, even on a transient basis.
5	REFIN/OUT	Reference Input/Reference Output. The on-chip reference is available on this pin for external use to the AD7327-EP. The nominal internal reference voltage is 2.5 V, which appears at this pin. Place a 680 nF capacitor on the reference pin (see the Reference section of the AD7327 data sheet). Alternatively, the internal reference can be disabled and an external reference applied to this input. On power-up, the external reference mode is the default condition.
6	V <sub>SS</sub>	Negative Power Supply Voltage. This is the negative supply voltage for the analog input section.
7, 8, 9, 10, 11, 12, 13, 14	$V_{IN}0$ to $V_{IN}7$	Analog Input 0 to Analog Input 7. The analog inputs are multiplexed into the on-chip track-and-hold. The analog input channel for conversion is selected by programming the channel address Bit ADD2 through Bit ADD0 in the control register. The inputs can be configured as eight single-ended inputs, four true differential input pairs, four pseudo differential inputs, or seven pseudo differential inputs. The configuration of the analog inputs is selected by programming the mode bits, Bit Mode 1 and Bit Mode 0, in the control register. The input range on each input channel is controlled by programming the range registers. Input ranges of $\pm 10$ V, $\pm 5$ V, $\pm 2.5$ V, and 0 V to $\pm 10$ V can be selected on each analog input channel when a $\pm 2.5$ V reference voltage is used (see the Registers section of AD7327 data sheet).
15	VDD	Positive Power Supply Voltage. This is the positive supply voltage for the analog input section.

FIGURE 3. Terminal function.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	<b>V62/14636</b>
		REV	PAGE 11

Terminal number	Terminal symbol	Description
16	VCC	Analog Supply Voltage, 2.7 V to 5.25 V. This is the supply voltage for the ADC core on the AD7327-EP. Decouple this supply to AGND.
17	VDRIVE	Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates. Decouple this pin to DGND. The voltage at this pin may be different to that at Vcc, but it must not exceed Vcc by more than 0.3 V.
18	DOUT	Serial Data Output. The conversion output data is supplied to this pin as a serial data stream. The bits are clocked out on the falling edge of the SCLK input, and 16 SCLKs are required to access the data. The data stream consists of three channel identification bits, the sign bit, and 12 bits of conversion data. The data is provided MSB first (see the Serial Interface section of AD7327 data sheet).
20	SCLK	Serial Clock, Logic Input. A serial clock input provides the SCLK used for accessing the data from the AD7327-EP. This clock is also used as the clock source for the conversion process.

FIGURE 3. Terminal function - Continued.




FIGURE 4. Functional block diagram.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14636</b>
		REV	PAGE 12






FIGURE 5. Serial interface timing diagram.



FREQUENCY OF INPUT NOISE(kHz)



DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	V62/14636
		REV	PAGE 13




FIGURE 7. CMRR vs Common Mode Ripple frequency.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14636</b>
		REV	PAGE 14

### 4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

#### 5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

#### 6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>http://www.landandmaritime.dla.mil/Programs/Smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number
V62/14636-01XB 243	0.4055	AD7327TRU-EP
	24355	AD7327TRU-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

#### CAGE code

24355

Source of supply

Analog Devices 1 Technology Way P.O. Box 9106 Norwood, MA 02062-9106

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14636
		REV	PAGE 15