	REVISIONS									
LTR	DESCRIPTION	DATE	APPROVED							



Prepared	in acc	ordan	ce wit	h ASN	ME Y1	4.24												Ve	ndor it	em dr	awing	
REV																						
PAGE																						
REV																						
PAGE	18	19	20	21	22	23	24	25	26													
REV STA	TUS		REV	1																		
OF PAGE	S		PAG	βE		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
PMIC N/A	λ.					ED BY FICE				DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil/												
Original d YY	ate of /-MM-l		ng		CKEI JESH	D BY PITH	ADIA					TITLE										
1	5-08-2	26				ED BY		E				MICROCIRCUIT, LINEAR, QUAD CHANNEL DIGITAL ISOLATOR, MONOLITHIC SILICON										
					ZE A	CODE IDENT. NO. 16236			DWG NO. V62/14629													
				REV	/							PAG	E 1	OF	26							

AMSC N/A 5962-V091-15

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance quad channel, digital isolator microcircuit, with an operating temperature range of -55°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/14629	-	<u>01</u>	X T	F
Drawing		Device type	Case outline	Lead finish
number		(See 1.2.1)	(See 1.2.2)	(See 1.2.3)

1.2.1 Device type(s).

Device typeGenericCircuit function01ADUM3400Quad channel, digital isolator

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
X	16	MS-013-AA	Small outline surface mount

1.2.3 <u>Lead finishes</u>. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
Α	Hot solder dip
В	Tin-lead plate
С	Gold plate
D	Palladium
E	Gold flash palladium
Z	Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

	Supply voltages (V _{DD1} , V _{DD2})	0.5 V to +7.0 V <u>2</u> /
	Input voltages (V _{IA} , V _{IB} , V _{IC} , V _{ID} , V _{E1} , V _{E2})	0.5 V to V _{DDI} + 0.5 V <u>2</u> / <u>3</u> /
	Output voltage (V _{OA} , V _{OB} , V _{OC} , V _{OD})	0.5 V to V _{DDO} + 0.5 V <u>2</u> / <u>3</u> /
	Side 1 (I _{O1})	18 mA to +18 mA
	Side 2 (I _{O2})	22 mA to +22 mA
	Common mode transients (CM _H , CM _L)	100 kV/μs to +100 kV/μs <u>5</u> /
	Storage temperature range (T _{STG})	65°C to +150°C
1.4	Recommended operating conditions. 6/	
	Supply voltages (V _{DD1} , V _{DD2})	. 3.135 V to 5.5 V 2/
	Input signal rise and fall times	
	Operating temperature range (T _A)	55°C to +125°C
1.5	Package characteristics.	
	Resistance (input to output) (R _{IO})	. 10 ¹² Ω typical <u>7</u> /
	Capacitance (input to output) (C _{IO}) with f = 1 MHz	. 2.2 pF typical <u>7</u> /
	Input capacitance (C _I)	. 4.0 pF typical <u>8</u> /
	Integrated circuit junction to case thermal resistance: Thermocouple located at center of package underside.	
	Side 1 (θ _{JCI})	. 33°C/W typical
	Side 2 (θ _{JCO})	. 28°C/W typical

^{8/} Input capacitance is from any input data pin to ground.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 3

^{1/} Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2/} All voltages are relative to their respective ground.

^{3/} V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively.

^{4/} See figure 5 for maximum rated current values for various temperatures.

^{5/} Refers to common mode transients across the insulation barrier. Common mode transients exceeding the absolute maximum ratings can cause latch up or permanent damage.

^{6/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

^{7/} Device considered a 2 terminal device; V_{DD1} pin to GND1 pin are shorted together, and GND2 pin to V_{DD2} pin are shorted together.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107).

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
 - A. Manufacturer's name, CAGE code, or logo
 - B. Pin 1 identifier
 - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.
 - 3.5 Diagrams.
 - 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
 - 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
 - 3.5.3 Truth table. The truth table shall be as shown in figure 3.
 - 3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4.
 - 3.5.5 Thermal derating curve. The thermal derating curve shall be as shown in figure 5.
 - 3.5.6 Data rate graphs. The data rate graphs shall be as shown in figures 6 through 10.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions	Temperature,	Device type	Lir	nits	Unit
		5 V operation <u>2</u> /	-7	·	Min	Max	1
DC specifications			•				•
Input supply current	I _{DDI} (Q)		-55°C to +125°C	01		0.83	mA
per channel, quiescent			+25°C		0.57	ypical	1
Output supply current per channel,	I _{DDO} (Q)		-55°C to +125°C	01		0.35	mA
quiescent			+25°C		0.29	ypical	
Total supply current	<u>3</u> /	DC to 2 Mbps		,		1	1
V _{DD1} supply current	I _{DD1(Q)}	DC to 1 MHz logical signal	-55°C to +125°C	01		3.5	mA
		frequency	+25°C		2.9 t	ypical	
V _{DD2} supply current	I _{DD2(Q)}	DC to 1 MHz logical signal	-55°C to +125°C	01		1.9	mA
		frequency	+25°C		1.2		1
Total supply current	<u>3</u> /	10 Mbps					•
V _{DD1} supply current	I _{DD1(10)}	5 MHz logical signal frequency	-55°C to +125°C	01		11.6	mA
			+25°C		9.0 t	ypical	
V _{DD2} supply current	I _{DD2(10)}	5 MHz logical signal frequency	-55°C to +125°C	01		5.5	mA
			+25°C		3.0 ty	ypical	
DC specifications	•	•					•
Input leakage per	II	$0 \text{ V} \leq V_{IX} \leq V_{DDX}$	-55°C to +125°C	01	-10	+10	μА
channel			+25°C		+0.01	typical	
V _{EX} input pull up	I _{PU}	V _E X = 0 V	-55°C to +125°C	01	-10		μА
current			+25°C		-3 ty	pical	
Tristate leakage current	loz		-55°C to +125°C	01	-10	+10	μА
per channel			+25°C		+0.01	typical	
Logic high input threshold	V _{IH} , V _{EH}		-55°C to +125°C	01	2.0		V
Logic low input threshold	V _{IL} , V _{EL}		-55°C to +125°C	01		0.8	V

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 5

TABLE I. $\underline{\text{Electrical performance characteristics}}$ – Continued. $\underline{1}/$

Test	Symbol	Conditions	Temperature, T _A	Device type	Lir	nits	Unit
		5 V operation <u>2</u> /			Min	Max	
DC specifications – cont	inued.						
Logic high output voltages	V _{OAH} , V _{OBH}	$I_{OX} = -20 \mu A, V_{IX} = V_{IXH} \qquad \underline{4}/\underline{5}/$	-55°C to +125°C	01	-	or V _{DD2}) 0.1	V
			+25°C		5.0 t	ypical	-
	V _{OCH} ,	$I_{OX} = -4 \text{ mA}, V_{IX} = V_{IXH} \qquad \underline{4}/\underline{5}/$	-55°C to +125°C		-	or V _{DD2}) 0.4	
			+25°C		4.8 typical		
Logic low output voltage	V _{OAL} ,	$I_{OX} = 20 \mu A, V_{IX} = V_{IXL} \underline{4}/\underline{6}/$	-55°C to +125°C	01		0.1	V
	V _{OBL}		+25°C		0.0 typical		
	V _{OCL} ,	$I_{OX} = 400 \mu A, V_{IX} = V_{IXL} \underline{4}/\underline{6}/$	-55°C to +125°C			0.1	
	V _{ODL}		+25°C		0.04	typical	
		$I_{OX} = 4 \text{ mA}, V_{IX} = V_{IXL} \qquad \underline{4}/\underline{6}/$	-55°C to +125°C			0.4	
			+25°C	•	0.2 typical		
Switching specifications.	1			•			
Minimum pulse width	PW	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		100	ns
Maximum data rate		C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01	10		Mbps
Propagation delay	t _{PHL} ,	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01	20	50	ns
	tpLH		+25°C		32 typical		
Pulse width distortion tplh - tphl	PWD	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Pulse width distortion tplh - tphl change versus temperature		C _L = 15 pF, CMOS signal levels	+25°C	01	5 ty	pical	ps/°C
Propagation delay skew	t _{PSK}	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		15	ns

DLA LAND AND MARITIME COLUMBUS, OHIO			DWG NO. V62/14629
		REV	PAGE 6

TABLE I. $\underline{\text{Electrical performance characteristics}}$ – Continued. $\underline{\text{1}}/$

Test	Symbol	Conditions	Temperature, T _A	Device type	Lir	nits	Unit
		5 V operation 2/	· A		Min	Max	
Switching specifications -	- continued						
Channel to channel matching, codirectional channels	tpskcd	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Channel to channel matching, opposing directional channels	[†] PSKOD	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		6	ns
Output propagation delay, disable (high/low to high	t _{PHZ} ,	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
impedance)			+25°C		6 ty	pical	
Output propagation delay, enable (high impedance to	t _{PZH} ,	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
high/low)			+25°C		6 ty	pical	
Output rise/fall time (10% to 90%)	t _R / t _F	C _L = 15 pF, CMOS signal levels	+25°C	01	2.5 t	ypical	ns
Common mode <u>7/</u> transient immunity	CM _H	$V_{IX} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$	-55°C to +125°C	01	25		kV/μs
logic high output		transient magnitude = 800 V	+25°C		35 typical		
Common mode 7/ transient immunity	CML	V _{IX} = 0 V, V _{CM} = 1000 V,	-55°C to +125°C	01	25		kV/μs
logic low output		transient magnitude = 800 V	+25°C		35 ty	/pical	
Refresh rate	fr		+25°C	01	1.2 t	ypical	Mbps
Dynamic supply current per channel, input	I _{DDI(D)}	<u>8</u> /	+25°C	01	0.20	typical	mA/ Mbps
Dynamic supply current per channel, output	I _{DDO(D)}	8/	+25°C	01	0.05	typical	mA/ Mbps

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 7

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions	Temperature, T _A	Device type			Unit								
		3.3 V operation <u>9</u> /	.,			Min	Max								
DC specifications.		•				1	•								
Input supply current	I _{DDI (Q)}		-55°C to +125°C	01		0.49	mA								
per channel, quiescent			+25°C		0.31	typical									
Output supply current per channel,	I _{DDO} (Q)		-55°C to +125°C	01		0.27	mA								
quiescent			+25°C		0.19	typical									
Total supply current	<u>3</u> /	DC to 2 Mbps													
V _{DD1} supply current I _{DD1(Q)}	I _{DD1(Q)}	DC to 1 MHz logical signal frequency	-55°C to +125°C	01		2.1	mA								
		ricquericy	+25°C		1.6 t	ypical									
V _{DD2} supply current I _D	I _{DD2(Q)}	DC to 1 MHz logical signal frequency	-55°C to +125°C	01		1.2	mA								
		nequency	+25°C	-	0.7 typical		1								
Total supply current	<u>3</u> /	10 Mbps	,				•								
V _{DD1} supply current	I _{DD1(10)} 5 MHz log	5 MHz logical signal frequency	-55°C to +125°C	01		7.1	mA								
			+25°C	-	4.8 typical										
V _{DD2} supply current	I _{DD2(10)}	5 MHz logical signal frequency	-55°C to +125°C	01		2.3	mA								
											+25°C	_	1.8 typical		1
DC specifications	ı		,	'			-1								
Input leakage per	IJ	$0 \text{ V} \leq V_{IX} \leq V_{DDX}$	-55°C to +125°C	01	-10	+10	μА								
channel			+25°C	-	+0.01 typical										
V _{EX} input pull up	I _{PU}	V _E X = 0 V	-55°C to +125°C	01	-10		μА								
current			+25°C		-3 typical		1								
Tristate leakage current	loz		-55°C to +125°C	01	-10	+10	μА								
per channel		-	+25°C	-	+0.01	typical									
Logic high input threshold	V _{IH} , V _{EH}		-55°C to +125°C	01	1.6		V								
Logic low input threshold	V _{IL} , V _{EL}		-55°C to +125°C	01		0.4	V								

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 8

TABLE I. $\underline{\text{Electrical performance characteristics}}$ – Continued. $\underline{1}/$

Test	Symbol Conditions		Temperature, T _A	Device type	Lir	nits	Unit
		3.3 V operation <u>9</u> /			Min	Max	
DC specifications – conti	nued.						
Logic high output voltages	V _{OAH} , V _{OBH}	$I_{OX} = -20 \mu A, V_{IX} = V_{IXH} \qquad \underline{4}/\underline{5}/$	-55°C to +125°C	01	(V _{DD1} or V _{DD2}) - 0.1		V
			+25°C	-	3.3 t	ypical	
	V _{OCH} ,	$I_{OX} = -4 \text{ mA}, V_{IX} = V_{IXH} \qquad \underline{4}/\underline{5}/$	-55°C to +125°C		-	or V _{DD2}) 0.4	
			+25°C	-	2.8 t	ypical	
Logic low output voltage VOAL, VOBL VOCL, VODL	V _{OAL} ,	$I_{OX} = 20 \mu A, V_{IX} = V_{IXL} $ 4/ 6/	-55°C to +125°C	01		0.1	V
	V _{OBL}		+25°C	-	0.0 typical		
	V _{OCL} ,	$I_{OX} = 400 \mu A, V_{IX} = V_{IXL} \underline{4}/\underline{6}/$	-55°C to +125°C			0.1	
	VODL		+25°C	-	0.04	typical	
		$I_{OX} = 4 \text{ mA}, V_{IX} = V_{IXL} \qquad \underline{4}/\underline{6}/$	-55°C to +125°C			0.4	
			+25°C		0.2 t	ypical	
Switching specifications.	·						
Minimum pulse width	PW	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		100	ns
Maximum data rate		C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01	10		Mbps
Propagation delay	t _{PHL} ,	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01	20	50	ns
	tPLH		+25°C	-	38 typical		
Pulse width distortion tplh - tphl	PWD	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Pulse width distortion tplh - tphl change versus temperature		C _L = 15 pF, CMOS signal levels	+25°C	01	5 ty	pical	ps/°C
Propagation delay skew	tPSK	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		22	ns

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 9

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

Test	Symbol	Conditions	Temperature, T _A	Device type	Lir	nits	Unit
		3.3 V operation <u>9</u> /			Min	Max	
Switching specifications -	- continued						
Channel to channel matching, codirectional channels	tpskcd	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Channel to channel matching, opposing directional channels	[†] PSKOD	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		6	ns
Output propagation delay, disable (high/low to high	t _{PHZ} ,	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
impedance)			+25°C		6 ty	pical	
Output propagation delay, enable (high impedance to	t _{PZH} , t _{PZL}	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
high/low)			+25°C		6 ty	pical	
Output rise/fall time (10% to 90%)	t _R / t _F	C _L = 15 pF, CMOS signal levels	+25°C	01	3 ty	pical	ns
Common mode <u>7/</u> transient immunity	CM _H	$V_{IX} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$	-55°C to +125°C	01	25		kV/μs
logic high output		transient magnitude = 800 V	+25°C		35 ty	/pical	
Common mode 7/ transient immunity	CML	V _{IX} = 0 V, V _{CM} = 1000 V,	-55°C to +125°C	01	25		kV/μs
logic low output		transient magnitude = 800 V	+25°C		35 ty	/pical	
Refresh rate	fr		+25°C	01	1.1 t	ypical	Mbps
Dynamic supply current per channel, input	I _{DDI(D)}	8/	+25°C	01	0.10	typical	mA/ Mbps
Dynamic supply current per channel, output	I _{DDO(D)}	8/	+25°C	01	0.03	typical	mA/ Mbps

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 10

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions	Temperature,	Device type	Lir	nits	Unit		
		5 V / 3.3 V or 3.3 V / 5 V operation <u>10</u> /		Min	Max				
DC specifications.									
Input supply current	I _{DDI (Q)}	5 V / 3.3 V operation	-55°C to +125°C	01		0.83	mA		
per channel, quiescent			+25°C		0.57	typical			
		3.3 V / 5 V operation	-55°C to +125°C			0.49			
			+25°C		0.31	typical			
Output supply current per channel,	I _{DDO (Q)}	5 V / 3.3 V operation	-55°C to +125°C	01		0.27	mA		
quiescent		+25°C	+25°C		0.29 typical				
		3.3 V / 5 V operation	-55°C to +125°C			0.35	1		
			+25°C	-	0.19	typical			
Total supply current	<u>3</u> /	DC to 2 Mbps					•		
V _{DD1} supply current	I _{DD1(Q)}	DC to 1 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		3.5	mA		
		DC to 1 MHz logical signal	riequency, 5 v / 5.5 v operation	+25°C		2.9 t	ypical		
				-55°C to +125°C			2.1		
		frequency, 3.3 V / 5 V operation	+25°C		1.6 t	ypical			
V _{DD2} supply current	I _{DD2(Q)}	DC to 1 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		1.2	mA		
		riequency, 5 v / 5.5 v operation	+25°C	-	0.7 t	ypical			
		DC to 1 MHz logical signal	-55°C to +125°C	-		1.9			
		frequency, 3.3 V / 5 V operation	+25°C	-	1.2 typical				
Total supply current	<u>3</u> /	10 Mbps							
V _{DD1} supply current	I _{DD1(10)}	5 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		11.6	mA		
	5 MHz logical signal frequency, 3.3 V / 5 V operation	5 MHz logical signa	o v / o.o v operation	+25°C	-	9.0 t	ypical		
				-55°C to +125°C			7.1		
		+25°C		4.8 t	ypical				

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 11

TABLE I. $\underline{\text{Electrical performance characteristics}}$ – Continued. $\underline{1}/$

Test	Symbol Conditions Temperature,			Device type	Lir	nits	Unit		
		5 V / 3.3 V or 3.3 V / 5 V operation <u>10</u> /	TA		Min	Max			
DC specifications – conti	nued.								
Total supply current	<u>3</u> /	10 Mbps							
V _{DD2} supply current	I _{DD2(10)}	5 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		2.3	mA		
		·	+25°C		1.8 t	ypical			
			-55°C to +125°C			5.5			
		3.3 V / 5 V operation	+25°C		3.0 t	ypical			
DC specifications.									
Input leakage per channel	II	$0 \text{ V} \leq V_{IX} \leq V_{DDX}$	-55°C to +125°C	01	-10	+10	μА		
			+25°C		+0.01 typical				
V _{EX} input pull up	I _{PU}	V _{EX} = 0 V	-55°C to +125°C	01	-10		μА		
current			+25°C		-3 ty	/pical			
Tristate leakage current per channel	loz		-55°C to +125°C	01	-10	+10	μΑ		
por charmor					+25°C		+0.01	typical	
Logic high input	V _{IH} ,	5 V / 3.3 V operation	-55°C to +125°C	01	2.0		V		
threshold	VEH	3.3 V / 5 V operation			1.6				
Logic low input	V _{IL} , V _{EL}	5 V / 3.3 V operation	-55°C to +125°C	01		0.8	V		
threshold		3.3 V / 5 V operation				0.4			
Logic high output voltages	V _{OAH} , V _{OBH}	$I_{OX} = -20 \ \mu A, \ V_{IX} = V_{IXH} \qquad \underline{4}/\ \underline{5}/$	-55°C to +125°C	01		or V _{DD2}) 0.1	V		
			+25°C			or V _{DD2}) pical			
	V _{OCH} ,	$I_{OX} = -4 \text{ mA}, V_{IX} = V_{IXH} \qquad \underline{4}/\underline{5}/$	-55°C to +125°C			or V _{DD2}) 0.4			
			+25°C			or V _{DD2}) typical			

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 12

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test Symb		Conditions	Temperature, T _A	Device type	Lir	nits	Unit
		5 V / 3.3 V or 3.3 V / 5 V operation <u>10</u> /	'A		Min	Max	
DC specifications – conti	nued.						
Logic low output VOAL,		$I_{OX} = 20 \mu A, V_{IX} = V_{IXL} $ 4/6/	-55°C to +125°C	01		0.1	V
ronago	V _{OBL}		+25°C		0.0 t	ypical	
	V _{OCL} ,	$I_{OX} = 400 \mu A, V_{IX} = V_{IXL} $ 4/6/	-55°C to +125°C			0.1	
	V _{ODL}		+25°C		0.04 typical		1
	$I_{OX} = 4 \text{ mA}, V_{IX} = V_{IXL}$ $\underline{4}/\underline{6}/$ -55°C to +125°C +25°C				0.4		
				0.2 typical			
Switching specifications.							•
Minimum pulse width	PW	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		100	ns
Maximum data rate		C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01	10		Mbps
Propagation delay	t _{PHL} ,	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01	15	50	ns
	tPLH		+25°C		35 ty	/pical	
Pulse width distortion tplh - tphl	PWD	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Pulse width distortion tplh - tphl change versus temperature		C _L = 15 pF, CMOS signal levels	+25°C	01	5 ty	pical	ps/°C
Propagation delay skew	tpsk	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		22	ns

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 13

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions	Temperature, T _A	Device type	Lin	nits	Unit
		5 V / 3.3 V or 3.3 V / 5 V operation <u>10</u> /			Min	Max	
Switching specifications -	- continued						
Channel to channel matching, codirectional channels	tpskcd	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Channel to channel matching, opposing directional channels	tpskod	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		6	ns
Output propagation delay, disable (high/low to high		C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
impedance)		+25°C			6 typical		
delay, enable	t _{PZH} ,	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
high/low)			+25°C		6 ty	pical	
Output rise/fall time (10% to 90%)	t _R / t _F	C _L = 15 pF, CMOS signal levels, 5 V / 3.3 V operation	+25°C	01	3 typical 2.5 typical		ns
		C _L = 15 pF, CMOS signal levels, 3.3 V / 5 V operation					
Common mode <u>7/</u> transient immunity	CM _H	$V_{IX} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$	-55°C to +125°C	01	25		kV/μs
logic high output		transient magnitude = 800 V	+25°C		35 typical		1
Common mode 7/ transient immunity	CM _L	V _{IX} = 0 V, V _{CM} = 1000 V, transient magnitude = 800 V	-55°C to +125°C	01	25		kV/μs
logic low output		transient magnitude – 000 V	+25°C		35 ty	/pical	
Refresh rate	fr	5 V / 3.3 V operation	+25°C	01	1.2 typical		Mbps
		3.3 V / 5 V operation			1.1 ty	ypical	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 14

TABLE I. $\underline{\text{Electrical performance characteristics}}$ – Continued. $\underline{1}/$

Test	Symbol	Conditions	Temperature,	Device type	Limits		Unit
		5 V / 3.3 V or 3.3 V / 5 V operation <u>10</u> /	- 74		Min	Max	
Dynamic supply current per channel, input	I _{DDI(D)}	5 V / 3.3 V operation <u>8</u> /	+25°C	01	0.20 t	ypical	mA/ Mbps
per orial mer, impar		3.3 V / 5 V operation <u>8</u> /			0.10 t	ypical	Wibps
Dynamic supply current per channel, output	I _{DDO(D)}	5 V / 3.3 V operation <u>8</u> /	+25°C	01	0.03 typical		mA/ Mbps
por orialmoi, output		3.3 V / 5 V operation <u>8</u> /			0.05 t	ypical	Wibpo

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 15

TABLE I. Electrical performance characteristics - Continued. 1/

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ All voltages are relative to their respective ground. 4.5 V ≤ V_{DD1} ≤ 5.5 V and 4.5 V ≤ V_{DD2} ≤ 5.5 V. Unless otherwise specified, all minimum / maximum specifications apply over the entire recommended operation range. All typical specifications are at T_A = 25°C, V_{DD1} = V_{DD2} = 5 V.
- 3/ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. See figures 6 through 8 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See figures 9 and 10 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for device channel configurations.
- $4/I_{OX}$ is the channel X output current, where X = A, B, C, or D.
- 5/ VIXH is the input side logic high.
- 6/ VIXL is the input side logic low.
- $\overline{Z}/$ CM_H is the maximum common mode voltage slew rate that can be sustained while maintaining the (V_{OUT}) > 0.8 V_{DD2}. CM_L is the maximum common mode voltage slew rate that can be sustained while maintain V_{OUT} < 0.8 V. The common mode voltage slew rates apply to both rising and falling common mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
- 8/ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See figures 6 through 8 for information on per channel supply current for unloaded and loaded conditions.
- 9/ All voltages are relative to their respective ground. 3.135 V ≤ V_{DD1} ≤ 3.6 V and 3.135 V ≤ V_{DD2} ≤ 3.6 V. Unless otherwise specified, all minimum / maximum specifications apply over the entire recommended operation range. All typical specifications are at T_A = 25°C, V_{DD1} = V_{DD2} = 3.3 V.
- 10/ All voltages are relative to their respective ground. For 5 V / 3.3 V operation, 4.5 V ≤ V_{DD1} ≤ 5.5 V and 3.135 V ≤ V_{DD2} ≤ 3.6 V, and for 3.3 V / 5 V operation, 3.135 V ≤ V_{DD1} ≤ 3.6 V and 4.5 V ≤ V_{DD2} ≤ 5.5 V. Unless otherwise specified, all minimum / maximum specifications apply over the entire recommended operation range. All typical specifications are at T_A = 25°C, V_{DD1} = 3.3 V, V_{DD2} = 5 V or V_{DD1} = 5 V, V_{DD2} = 3.3 V.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 16




FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 17

		Dimensions			
Symbol	Inches		Millim	neters	
	Min	Max	Min	Max	
А	0.0925	0.1043	2.35	2.65	
A1	0.0039	0.0118	0.10	0.30	
b	0.0122	0.0201	0.31	0.51	
С	0.0079	0.0130	0.20	0.33	
D	0.3976	0.4134	10.10	10.50	
Е	0.2913	0.2992	7.40	7.60	
E1	0.3937	0.4193	10.00	10.65	
е	0.0500 BSC		1.27	BSC	
L	0.0157	0.0500	0.40	1.27	
n		16		16	

- NOTES:
 1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
 2. Falls within JEDEC MS-013 variation AA.

FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 18

Device type		01
Case outline		X
Terminal number	Terminal symbol	Description
1	V_{DD1}	Supply voltage for isolator side 1, 3.135 V to 5.5 V.
2	GND1	Ground 1. Ground reference for isolator side 1. See note 1
3	V_{IA}	Logic input A.
4	V _{IB}	Logic input B.
5	V _{IC}	Logic input C.
6	V _{ID}	Logic input B.
7	NC	No connect.
8	GND1	Ground 1. Ground reference for isolator side 1. See note 1.
9	GND2	Ground 2. Ground reference for isolator side 2.
10	VE2	Output enable 2. Active high logic input. VOA, VOB, VOC, and VOD outputs are enabled when VE2 is high or disconnected. VOA, VOB, VOC, and VOD outputs are disabled when VE2 is low. In noisy environments, connecting VE2 to an external logic high or low is recommended.
11	V _{OD}	Logic output D.
12	Voc	Logic output C.
13	V _{OB}	Logic output B.
14	V _{OA}	Logic output A.
15	GND2	Ground 2. Ground reference for isolator side 2.
16	V_{DD2}	Supply voltage for isolator side 2, 3.135 V to 5.5 V.

NOTE:

Both GND1 pins are internally connected and connecting both to GND1 is recommended.
 Both GND2 pins are internally connected and connecting both to GND2 is recommended.

 In noisy environments, connecting output enables (V_{E2}) to an external logic high or low is recommended.

FIGURE 2. <u>Terminal connections</u>.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 19

Positive logic

V _{IX} input	V _{EX} input	V _{DDI} state	V _{DDO} state	V _{OX} output	Notes
Н	H or NC	Powered	Powered	Н	
L	H or NC	Powered	Powered	L	
Х	L	Powered	Powered	Z	
Х	H or NC	Unpowered	Powered	Н	Outputs return to the input state within 1 µs of V _{DDI} power restoration.
Х	L	Unpowered	Powered	Z	
X	Х	Powered	Unpowered	Indeterminate	Outputs return to the input state within 1 μ s of V_{DDO} power restoration if V_{EX} state is H or NC. Outputs return to high impedance state within 8 ns of V_{DDO} power restoration if V_{EX} state is L.

- $\underline{1}$ / V_{IX} and V_{OX} refer to the input and output signals of a given channel (A, B, C, or D). V_{EX} refers to the output enable signal on the same side as the V_{OX} outputs. V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of the given channel, respectively.
- 2/ H is high, L is low, X is don't care, and NC is no connect.
- $\underline{3}\!/$ In noisy environments, connecting VEX to an external logic high or low is recommended.

FIGURE 3. Truth table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 20




FIGURE 4. Logic diagram.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 21




FIGURE 5. Thermal derating curve.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 22




FIGURE 6. Typical input supply current per channel versus data rate (no load).




FIGURE 7. Typical output supply current per channel versus data rate (no load).

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 23




FIGURE 8. Typical output supply current per channel versus data rate (15 pF output load).




FIGURE 9. Typical VDD1 supply current versus data rate for 5 V and 3.3 V operation.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 24




FIGURE 10. Typical VDD2 supply current versus data rate for 5 V and 3.3 V operation.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 25

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6. NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number
V62/14629-01XE	24355	ADUM3400TRWZ-EP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

<u>CAGE code</u> <u>Source of supply</u>

24355 Analog Devices
Route 1 Industrial Park

P.O. Box 9106 Norwood, MA 02062

Point of contact: Raheen Business Park

Limerick, Ireland

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14629
		REV	PAGE 26