	REVISIONS								
LTR	DESCRIPTION	DATE	APPROVED						




																					77.7429	3
Prepared	I in acc	cordan	ce wit	h ASN	ЛЕ Y1	4.24												Ve	ndor it	em dra	awing	
REV																						
PAGE																						
REV																						
PAGE	18	19	20	21																		
REV STATUS		REV	,																			
OF PAGES PAGES			PAG	E		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
PMIC N/A  PREPARED BY RICK OFFICER						DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil/																
Original o	date of Y-MM-		ng		CKEI JESH	D BY PITH/	ADIA					TITLE										
15-07-22				APPROVED BY CHARLES F. SAFFLE					- MICROCIRCUIT, LINEAR, DUAL CHANNEL DIGITAL ISOLATOR, ENHANCED SYSTEM LEVEL ESD RELIABILITY, MONOLITHIC SILICON								ON					
SIZE CODE IDENT. NO.  A 16236				DWG NO. V62/14640																		
				REV	'							PAG	<b>E</b> 1	OF	21							

AMSC N/A 5962-V072-15

### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a dual channel digital isolator, enhanced system level electrostatic discharge (ESD) reliability microcircuit, with an operating temperature range of -55°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

Device type	<u>Generic</u>	<u>Circuit function</u>
01	ADUM3201TRZ-EP	Dual channel digital isolator, enhanced system level ESD reliability

1.2.2 Case outline(s). The case outline(s) are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
X	8	MS-012-AA	Small outline package

1.2.3 <u>Lead finishes</u>. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
Α	Hot solder dip
В	Tin-lead plate
С	Gold plate
D	Palladium
E	Gold flash palladium
Z	Other

DLA LAND AND MARITIME		CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO		<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 2

# 1.3 Absolute maximum ratings. 1/

	Supply voltages range (V <sub>DD1</sub> , V <sub>DD2</sub> )  Input voltage (V <sub>IA</sub> , V <sub>IB</sub> )  Output voltage (V <sub>OA</sub> , V <sub>OB</sub> )  Average output current per pin (I <sub>O</sub> )  Common mode transients (CM <sub>H</sub> , CM <sub>L</sub> )  Storage temperature range (T <sub>STG</sub> )	0.5 V to V <sub>DDI</sub> + 0.5 V $\frac{2}{3}$ / 0.5 V to V <sub>DDO</sub> + 0.5 V $\frac{2}{3}$ / 22 mA to +22 mA $\frac{4}{4}$ / 100 kV/ $\mu$ s to +100 kV/ $\mu$ s $\frac{5}{4}$ /
1.4	Recommended operating conditions. 6/	
	Supply voltages (V <sub>DD1</sub> , V <sub>DD2</sub> )	. 1.0 ms maximum . 20 mA minimum
1.5	Package characteristics.	
	Resistance (input to output) (R <sub>I-O</sub> )	. 1.0 pF typical <u>7</u> / . 4.0 pF typical . 46°C/W typical
	Thermal resistance, junction to case ( $\theta_{JCO}$ ) side 2	. 41°C/W typical

<sup>7/</sup> The device is considered a 2 terminal device. Pin 1, pin 2, pin 3, and pin 4 are shorted together, pin 5, pin 6, pin 7, and pin 8 are shorted together.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>	
		REV	PAGE 3	

Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2/</sup> All voltages are relative to its respective ground.

<sup>3/</sup> V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively.

<sup>4/</sup> See figure 4 for maximum allowable current values for various temperatures.

Refers to common mode transients across the insulation barrier. Common mode transients exceeding the absolute maximum rating can cause latch up or permanent damage.

<sup>6/</sup> Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

## 2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107).

#### 3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
  - A. Manufacturer's name, CAGE code, or logo
  - B. Pin 1 identifier
  - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
  - 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.
  - 3.5 Diagrams.
  - 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
  - 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.
  - 3.5.3 <u>Truth table</u>. The truth table shall be as shown in figure 3.
  - 3.5.4 <u>Thermal derating curve</u>. The thermal derating curve shall be as shown in figure 4.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE CODE IDENT NO. A 16236		DWG NO. <b>V62/14640</b>		
		REV	PAGE 4		

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions $\underline{2}/$ V <sub>DD1</sub> = V <sub>DD2</sub> = 5 V,	Temperature,	Device type	Lin	nits	Unit	
		unless otherwise specified			Min	Max		
Supply current	I <sub>DD1</sub>	1 Mbps, no load	-55°C to +125°C	01		1.6	mA	
			+25°C		1.1 typical			
		10 Mbps, no load	-55°C to +125°C			4.2	-	
			+25°C		3.1 ty			
		25 Mbps, no load	-55°C to +125°C			8.9		
			+25°C		6.8 typical			
	I <sub>DD2</sub>	1 Mbps, no load	-55°C to +125°C			1.9		
			+25°C		1.3 ty	1		
		10 Mbps, no load	-55°C to +125°C			4.0		
			+25°C		3.1 typical			
		25 Mbps, no laod	-55°C to +125°C		8.3 6.1 typical			
			+25°C					
Switching specifications.			•					
Data rate		Within PWD limit	-55°C to +125°C	01		25	Mbps	
Propagation delay	t <sub>PHL</sub> ,	50% input to 50% output	-55°C to +125°C	01	20	45	ns	
Pulse width distortion	PWD	tplh -tphl	-55°C to +125°C	01		3	ns	
Pulse width distortion change vs temperature			+25°C	01	5 ty	pical	ps/°C	
Pulse width	PW	Within PWD limit	-55°C to +125°C	01	40		ns	
Propagation delay skew	t <sub>PSK</sub>	Between any two units	-55°C to +125°C	01		15	ns	
Channel matching: codirectional	tpskcd		-55°C to +125°C	01		3	ns	
Channel matching: opposing directional	<sup>t</sup> PSKOD		-55°C to +125°C	01		15	ns	
Output rise/fall time	t <sub>R</sub> / t <sub>F</sub>	10% to 90%	+25°C	01	2.5 ty	ypical	ns	

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE CODE IDENT NO. A 16236		DWG NO. <b>V62/14640</b>	
		REV	PAGE 5	

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions <u>2</u> / V <sub>DD1</sub> = V <sub>DD2</sub> = 5 V,	Temperature,	Device type	Lin	nits	Unit
		unless otherwise specified			Min	Max	
DC specifications.			•				
Logic high input threshold	VIH		-55°C to +125°C	01	0.7 V <sub>DDx</sub>		V
Logic low input threshold	V <sub>IL</sub>		-55°C to +125°C	01		0.3 V <sub>DDx</sub>	V
Logic high output voltages	V <sub>OH</sub>	I <sub>Ox</sub> = -20 μA, VIx = VIxH	-55°C to +125°C	01	V <sub>DDx</sub> - 0.1		V
			+25°C		5.0 typical		1
		I <sub>Ox</sub> = -4 mA, VIx = VIxH	-55°C to +125°C		V <sub>DDx</sub> - 0.5		
			+25°C		4.8 ty	/pical	
Logic low output voltages	VoL	$I_{Ox} = 20 \mu A$ , $VIx = VIxL$	-55°C to +125°C	01		0.1	V
voltages		I <sub>Ox</sub> = 4 mA, VIx = VIxL	+25°C		0.0 typical		
			-55°C to +125°C			0.4	
			+25°C	-	0.2 ty	/pical	
Input current per channel	II	$0 \text{ V} \leq V_{Ix} \leq V_{DDx}$	-55°C to +125°C	01	-10	+10	μА
channer			+25°C	-	+0.01	typical	
Supply current per chan	nel.		•	•	•		•
Quiescent input supply current	I <sub>DDI(Q)</sub>	V <sub>IA</sub> = V <sub>IB</sub> = 0 V	-55°C to +125°C	01		0.8	mA
Sarroin			+25°C		0.4 ty	/pical	
Quiescent output supply current	I <sub>DDO(Q)</sub>	V <sub>IA</sub> = V <sub>IB</sub> = 0 V	-55°C to +125°C	01		0.6	mA
зарріу синені			+25°C	1	0.5 ty	/pical	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 6

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions $\underline{2}$ / $V_{DD1} = V_{DD2} = 5 V$ ,	Temperature, T <sub>A</sub>	Device type	Lin	nits	Unit
		unless otherwise specified	^		Min	Max	
DC specifications – conti	nued.						
Supply current per chann	el – continue	ed.					
Dynamic input supply current	I <sub>DDI(D)</sub>		+25°C	01	0.19 typical		mA/ Mbps
Dynamic output supply current	I <sub>DDO(D)</sub>		+25°C	01	0.05 typical		mA/ Mbps
AC specifications.							•
Common mode 3/ transient immunity	CM	V <sub>IX</sub> = V <sub>DDx</sub> , V <sub>CM</sub> = 1000 V,	-55°C to +125°C	01	25		kV/μs
		transient magnitude = 800 V	+25°C		35 ty	pical	
Refresh rate	fr		+25°C	01	1.2 ty	/pical	Mbps

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 7

TABLE I. <u>Electrical performance characteristics</u> – Continued.  $\underline{1}$ /

Test	Symbol	Conditions <u>4</u> / V <sub>DD1</sub> = V <sub>DD2</sub> = 3.3 V,	Temperature, T <sub>A</sub>	Device type	Lin	nits	Unit
		unless otherwise specified	.^		Min	Max	-
Supply current	I <sub>DD1</sub>	1 Mbps, no load	-55°C to +125°C	01		1.3	mA
			+25°C	•	0.7 ty	/pical	
		10 Mbps, no load	-55°C to +125°C			2.5	
			+25°C		1.9 ty	/pical	
		25 Mbps, no load	-55°C to +125°C			5.3	
			+25°C		4.1 typical		
	I <sub>DD2</sub>	1 Mbps, no load	-55°C to +125°C			1.6	
			+25°C		0.8 ty	/pical	
		10 Mbps, no load	-55°C to +125°C			2.5	
			+25°C	=	1.9 typical		
		25 Mbps, no load	-55°C to +125°C			5.1	
			+25°C		3.7 ty	/pical	
Switching specifications.				•			•
Data rate		Within PWD limit	-55°C to +125°C	01		25	Mbps
Propagation delay	t <sub>PHL</sub> ,	50% input to 50% output	-55°C to +125°C	01	20	55	ns
Pulse width distortion	PWD	tplh -tphl	-55°C to +125°C	01		4	ns
Pulse width distortion change vs temperature			+25°C	01	5 ty	pical	ps/°C
Pulse width	PW	Within PWD limit	-55°C to +125°C	01	40		ns
Propagation delay skew	tpsk	Between any two units	-55°C to +125°C	01		16	ns
Channel matching: codirectional	tpskcd		-55°C to +125°C	01		3	ns
Channel matching: opposing directional	<sup>†</sup> PSKOD		-55°C to +125°C	01		16	ns
Output rise/fall time	t <sub>R</sub> / t <sub>F</sub>	10% to 90%	+25°C	01	3.0 ty	/pical	ns

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 8

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions $\underline{4}$ / $V_{DD1} = V_{DD2} = 3.3 \text{ V},$	Temperature,	Device type	Lin	nits	Unit
		unless otherwise specified	- A		Min	Max	
DC specifications.							•
Logic high input threshold	VIH		-55°C to +125°C	01	0.7 V <sub>DDx</sub>		V
Logic low input threshold	V <sub>IL</sub>		-55°C to +125°C	01		0.3 V <sub>DDx</sub>	V
Logic high output voltages	Vон	I <sub>Ox</sub> = -20 μA, VIx = VIxH	-55°C to +125°C	01	V <sub>DDx</sub> - 0.1		V
			+25°C		V <sub>DDX</sub>	typical	]
		I <sub>Ox</sub> = -2 mA, VIx = VIxH	-55°C to +125°C		V <sub>DDx</sub> - 0.5		
			+25°C			( – 0.2 bical	
Logic low output voltages	VoL	I <sub>Ox</sub> = 20 μA, VIx = VIxL	-55°C to +125°C	01		0.1	V
vollages			+25°C		0.0 ty	ypical	
		I <sub>Ox</sub> = 2 mA, VIx = VIxL	-55°C to +125°C			0.4	
			+25°C		0.2 ty	ypical	1
Input current per channel	l <sub>l</sub>	$0 \text{ V} \leq V_{IX} \leq V_{DDX}$	-55°C to +125°C	01	-10	+10	μА
Chame			+25°C		+0.01	typical	
Supply current per chann	nel.		<u> </u>	•	•		•
Quiescent input supply current	I <sub>DDI(Q)</sub>	V <sub>IA</sub> = V <sub>IB</sub> = 0 V	-55°C to +125°C	01		0.5	mA
Garrone			+25°C		0.3 ty	ypical	]
Quiescent output supply current	I <sub>DDO(Q)</sub>	V <sub>IA</sub> = V <sub>IB</sub> = 0 V	-55°C to +125°C	01		0.5	mA
Cappiy Carronic			+25°C		0.3 ty	ypical	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 9

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions <u>4/</u> V <sub>DD1</sub> = V <sub>DD2</sub> = 3.3 V,	Temperature, T <sub>A</sub>	Device type	Lin	nits	Unit
		unless otherwise specified			Min	Max	
DC specifications – conti	nued.						•
Supply current per chann	nel – continue	ed.					
Dynamic input supply current	I <sub>DDI(D)</sub>		+25°C	01	0.10 typical		mA/ Mbps
Dynamic output supply current	I <sub>DDO(D)</sub>		+25°C	01	0.03 typical		mA/ Mbps
AC specifications.							
Common mode 3/ transient immunity	CM	V <sub>IX</sub> = V <sub>DDX</sub> , V <sub>CM</sub> = 1000 V,	-55°C to +125°C	01	25		kV/μs
,		transient magnitude = 800 V	+25°C		35 ty	pical	
Refresh rate	fr		+25°C	01	1.1 ty	/pical	Mbps

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 10

TABLE I. <u>Electrical performance characteristics</u> – Continued.  $\underline{1}$ /

Test	Symbol	Conditions <u>5</u> / V <sub>DD1</sub> = 5 V, V <sub>DD2</sub> = 3.3 V,	Temperature, T <sub>A</sub>	Device type	Lin	nits	Unit
		unless otherwise specified			Min	Max	-
Supply current	I <sub>DD1</sub>	1 Mbps, no load	-55°C to +125°C	01		1.6	mA
			+25°C		1.1 ty	/pical	
		10 Mbps, no load	-55°C to +125°C			4.2	
			+25°C		3.1 ty	pical	
		25 Mbps, no load	-55°C to +125°C			8.9	
			+25°C		6.8 ty	pical	
	I <sub>DD2</sub>	1 Mbps, no load	-55°C to +125°C			1.6	
			+25°C		0.8 typical		
		10 Mbps, no load	-55°C to +125°C			2.5	
			+25°C		1.9 typical		
		25 Mbps, no load	-55°C to +125°C			5.1	
			+25°C		3.7 ty	pical	
Switching specifications.	•						
Data rate		Within PWD limit	-55°C to +125°C	01		25	Mbps
Propagation delay	t <sub>PHL</sub> ,	50% input to 50% output	-55°C to +125°C	01	15	50	ns
Pulse width distortion	PWD	tplH -tpHL	-55°C to +125°C	01		3	ns
Pulse width distortion change vs temperature			+25°C	01	5 ty	pical	ps/°C
Pulse width	PW	Within PWD limit	-55°C to +125°C	01	40		ns
Propagation delay skew	tpsk	Between any two units	-55°C to +125°C	01		15	ns
Channel matching: codirectional	tPSKCD		-55°C to +125°C	01		3	ns
Channel matching: opposing directional	<sup>†</sup> PSKOD		-55°C to +125°C	01		15	ns
Output rise/fall time	t <sub>R</sub> / t <sub>F</sub>	10% to 90%	+25°C	01	3.0 ty	/pical	ns

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 11

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test Sym		Conditions <u>5</u> / V <sub>DD1</sub> = 5 V, V <sub>DD2</sub> = 3.3 V,	Temperature,	Device type	Lin	nits	Unit
		unless otherwise specified	. 7		Min	Max	
DC specifications.			•	•	•	•	<u>'</u>
Logic high input threshold	VIH		-55°C to +125°C	01	0.7 V <sub>DDx</sub>		V
Logic low input threshold	VIL		-55°C to +125°C	01	0.8	0.3 V <sub>DDx</sub>	V
Logic high output voltages	Voн	I <sub>Ox</sub> = -20 μA, VIx = VIxH	-55°C to +125°C	01	V <sub>DDx</sub> - 0.1		V
			+25°C		V <sub>DDX</sub>	typical	
		I <sub>Ox</sub> = -2 mA, VIx = VIxH	-55°C to +125°C		V <sub>DDx</sub> - 0.5		
			+25°C			( – 0.2 ical	
Logic low output voltages	VoL	I <sub>Ox</sub> = 20 μA, VIx = VIxL	-55°C to +125°C	01		0.1	V
vollages			+25°C		0.0 typical		
		I <sub>Ox</sub> = 2 mA, VIx = VIxL	-55°C to +125°C			0.4	
			+25°C		0.2 ty	/pical	
Input current per channel	II	$0 \text{ V} \leq V_{IX} \leq V_{DDX}$	-55°C to +125°C	01	-10	+10	μА
Chamer			+25°C		+0.01	typical	
Supply current per change	nel.						
Quiescent input supply current	I <sub>DDI(Q)</sub>	V <sub>IA</sub> = V <sub>IB</sub> = 0 V	-55°C to +125°C	01		8.0	mA
			+25°C		0.4 ty	/pical	
Quiescent output supply current	I <sub>DDO(Q)</sub>	V <sub>IA</sub> = V <sub>IB</sub> = 0 V	-55°C to +125°C	01		0.5	mA
Cappiy Carroin			+25°C		0.3 ty	/pical	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 12

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	5,	Temperature, T <sub>A</sub>	Device type	Limits		Unit		
		unless otherwise specified	,,		Min	Max		
DC specifications – continued.								
Supply current per chann	nel – continue	ed.						
Dynamic input supply current	I <sub>DDI(D)</sub>		+25°C	01	0.19 t	typical	mA/ Mbps	
Dynamic output supply current	I <sub>DDO(D)</sub>		+25°C	01	0.03 typical		mA/ Mbps	
AC specifications.								
Common mode 3/ transient immunity	CM	V <sub>IX</sub> = V <sub>DDX</sub> , V <sub>CM</sub> = 1000 V,	-55°C to +125°C	01	25		kV/μs	
,		transient magnitude = 800 V	+25°C 35 ty		/pical			
Refresh rate	fr		+25°C	01	1.2 ty	ypical	Mbps	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 13

TABLE I. <u>Electrical performance characteristics</u> – Continued.  $\underline{1}$ /

Test	Symbol	Symbol Conditions $\underline{6}$ / $V_{DD1} = 3.3 \text{ V}, V_{DD2} = 5.0 \text{ V},$	Temperature, T <sub>A</sub>	Device type	Limits		Unit
		unless otherwise specified			Min	Max	
Supply current	I <sub>DD1</sub>	1 Mbps, no load	-55°C to +125°C	01		1.3	mA
			+25°C	•	0.7 ty	/pical	
		10 Mbps, no load	-55°C to +125°C			2.5	
			+25°C		1.9 ty	/pical	
		25 Mbps, no load	-55°C to +125°C			5.3	
			+25°C		4.1 ty	/pical	
	I <sub>DD2</sub>	1 Mbps, no load	-55°C to +125°C			1.9	
			+25°C		1.3 typical		
		10 Mbps, no load	-55°C to +125°C			4.0	
			+25°C		3.1 typical		
		25 Mbps, no load	-55°C to +125°C			8.3	
			+25°C		6.1 ty	pical	
Switching specifications.	•		•				
Data rate		Within PWD limit	-55°C to +125°C	01		25	Mbps
Propagation delay	t <sub>PHL</sub> ,	50% input to 50% output	-55°C to +125°C	01	15	50	ns
Pulse width distortion	PWD	tplh -tphl	-55°C to +125°C	01		4	ns
Pulse width distortion change vs temperature			+25°C	01	5 ty	pical	ps/°C
Pulse width	PW	Within PWD limit	-55°C to +125°C	01	40		ns
Propagation delay skew	tpsk	Between any two units	-55°C to +125°C	01		15	ns
Channel matching: codirectional	tpskcd		-55°C to +125°C	01		3	ns
Channel matching: opposing directional	tpskod		-55°C to +125°C	01		15	ns
Output rise/fall time	t <sub>R</sub> / t <sub>F</sub>	10% to 90%	+25°C	01	2.5 ty	/pical	ns

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 14

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions <u>6</u> / V <sub>DD1</sub> = 3.3 V, V <sub>DD2</sub> = 5.0 V,	Temperature,	Device type	Lin	nits	Unit
		unless otherwise specified			Min	Max	
DC specifications.			•	•	•	•	<u>'</u>
Logic high input threshold	VIH		-55°C to +125°C	01	0.7 V <sub>DDx</sub>		V
Logic low input threshold	V <sub>IL</sub>		-55°C to +125°C	01	0.4	0.3 V <sub>DDx</sub>	V
Logic high output voltages	Voн	$I_{Ox}$ = -20 $\mu$ A, $VIx$ = $VIxH$	-55°C to +125°C	01	V <sub>DDx</sub> - 0.1		V
			+25°C		V <sub>DDX</sub> typical		
		I <sub>Ox</sub> = -2 mA, VIx = VIxH	-55°C to +125°C		V <sub>DDx</sub> - 0.5		
			+25°C			( – 0.2 pical	
Logic low output	VoL	I <sub>Ox</sub> = 20 μA, VIx = VIxL	-55°C to +125°C	01		0.1	V
voltages			+25°C		0.0 ty	/pical	
		I <sub>Ox</sub> = 2 mA, VIx = VIxL	-55°C to +125°C			0.4	
			+25°C		0.2 ty	/pical	
Input current per channel	l <sub>l</sub>	$0 \text{ V} \leq V_{Ix} \leq V_{DDx}$	-55°C to +125°C	01	-10	+10	μА
Chamer			+25°C		+0.01 typical		
Supply current per chan	nel.						
Quiescent input supply current	I <sub>DDI(Q)</sub>	V <sub>IA</sub> = V <sub>IB</sub> = 0 V	-55°C to +125°C	01		0.5	mA
Garrone			+25°C		0.3 ty	/pical	
Quiescent output supply current	I <sub>DDO(Q)</sub>	V <sub>IA</sub> = V <sub>IB</sub> = 0 V	-55°C to +125°C	01		0.6	mA
Supply Guilett			+25°C		0.5 ty	/pical	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 15

TABLE I. <u>Electrical performance characteristics</u> - Continued. <u>1</u>/

Test			Temperature, T <sub>A</sub>	Device type	Limits		Unit
		unless otherwise specified			Min	Max	
DC specifications – conti	nued.						
Supply current per chann	nel – continue	ed.					
Dynamic input supply current	I <sub>DDI(D)</sub>		+25°C	01	0.10 t	typical	mA/ Mbps
Dynamic output supply current	I <sub>DDO(D)</sub>		+25°C	01	0.05 t	typical	mA/ Mbps
AC specifications.							
Common mode 3/ transient immunity	CM	V <sub>IX</sub> = V <sub>DDX</sub> , V <sub>CM</sub> = 1000 V,	-55°C to +125°C	01	25		kV/μs
,		transient magnitude = 800 V	+25°C		35 ty	/pical	
Refresh rate	fr		+25°C	01	1.1 ty	ypical	Mbps

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- <u>2</u>/ Unless otherwise specified, minimum/maximum specification apply over the entire recommended operation range:  $4.5 \text{ V} \le \text{V}_{DD1} \le 5.5 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{DD2} \le 5.5 \text{ V}$ , and  $-55^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$ . Unless otherwise specified, switching specifications are tested with C<sub>I</sub> = 15 pF and CMOS signal levels.
- 3/ |CM| is the maximum common mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> > 0.8 V<sub>DD</sub>.
  The common mode voltage slew rates apply to both rising and falling common mode voltage edges.
- <u>4</u>/ Unless otherwise specified, minimum/maximum specification apply over the entire recommended operation range:  $3.0 \text{ V} \le \text{V}_{DD1} \le 3.6 \text{ V}$ ,  $3.0 \text{ V} \le \text{V}_{DD2} \le 3.6 \text{ V}$ , and -55°C ≤ T<sub>A</sub> ≤ +125°C. Unless otherwise specified, switching specifications are tested with C<sub>L</sub> = 15 pF and CMOS signal levels.
- 5/ Unless otherwise specified, minimum/maximum specification apply over the entire recommended operation range: 4.5 V ≤ V<sub>DD1</sub> ≤ 5.5 V, 3.0 V ≤ V<sub>DD2</sub> ≤ 3.6 V, and -55°C ≤ T<sub>A</sub> ≤ +125°C. Unless otherwise specified, switching specifications are tested with C<sub>L</sub> = 15 pF and CMOS signal levels.
- 6/ Unless otherwise specified, minimum/maximum specification apply over the entire recommended operation range:  $3.0 \text{ V} \leq \text{V}_{DD1} \leq 3.6 \text{ V}$ ,  $4.5 \text{ V} \leq \text{V}_{DD2} \leq 5.5 \text{ V}$ , and  $-55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C}$ . Unless otherwise specified, switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	<b>A</b>	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 16




FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 17

		Dimensions				
Symbol	ymbol Inches		Millimeters			
	Min	Max	Min	Max		
А	0.0532	0.0688	1.35	1.75		
A1	0.0040	0.0098	0.10	0.25		
b	0.0122	0.0201	0.31	0.51		
С	0.0067	0.0098	0.17	0.25		
D	0.1890	0.1968	4.80	5.00		
е	0.050	0 BSC	1.27 BSC			
Е	0.1497	0.1574	3.80	4.00		
E1	0.2284	0.2441	5.80	6.20		
L	0.0157	0.0500	0.40	1.27		
n	8 le	eads	8 le	eads		

# NOTE:

- Controlling dimensions are millimeter, inch dimensions are given for reference only and are not appropriate for use in design.
   Falls within reference to JEDEC MS-012-AA.

FIGURE 1. Case outline - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 18

Device type	01			
Case outline	X			
Terminal number	Terminal symbol	Description		
1	V <sub>DD1</sub>	Supply voltage for isolator side 1.		
2	VOA	Logic output A.		
3	V <sub>IB</sub>	Logic input B.		
4	GND <sub>1</sub>	Ground 1. Ground reference for isolator side 1.		
5	GND <sub>2</sub>	Ground 2. Ground reference for isolator side 2.		
6	V <sub>OB</sub>	Logic output B		
7	VIA	Logic input A.		
8	V <sub>DD2</sub>	Supply voltage for isolator side 2.		

FIGURE 2. <u>Terminal connections</u>.

# Positive logic

V <sub>IA</sub> input	V <sub>IB</sub> input	V <sub>DD1</sub> state	V <sub>DD2</sub> state	V <sub>OA</sub> output	V <sub>OB</sub> output	Notes
High	High	Powered	Powered	High	High	
Low	Low	Powered	Powered	Low	Low	
High	Low	Powered	Powered	High	Low	
Low	High	Powered	Powered	Low	High	
X See note 1	X See note 1	Unpowered	Powered	Indeterminate	High	Outputs return to the input state within 1 µs of V <sub>DDI</sub> power restoration.
X See note 1	X See note 1	Powered	Unpowered	High	Indeterminate	Outputs return to the input state within 1 µs of V <sub>DDO</sub> power restoration.

NOTE 1. X is don't care.

FIGURE 3. Truth table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 19




FIGURE 4. Thermal derating curve.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 20

### 4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

# 5. PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
  - 6. NOTES
  - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="http://www.landandmaritime.dla.mil/Programs/Smcr/">http://www.landandmaritime.dla.mil/Programs/Smcr/</a>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number	
V62/14640-01XE	24355	ADUM3201TRZ-EP	

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

<u>CAGE code</u> <u>Source of supply</u>

24355 Analog Devices
Route 1 Industrial Park

Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062

Point of contact: Raheen Business Park Limerick, Ireland

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/14640</b>
		REV	PAGE 21