												REVIS	SIONS								
				LTR DESCRIPTION			ON				D	ATE		APPROVED							
Prepared in a	occordan	oce with	ASME	V1/1	24												Vo	ndor it	em dr	awina	
1	CCOluar	lce with	ASIVIL	114.2	<u> </u>					1		1				1	V G	iluoi ii	leni un	awing	
REV																					
PAGE																					
REV																					
PAGE																					
REV STATU OF PAGES	S	REV	_																		
OI FAGES		PAGI			1	2	3	4	5	6	7	8	9	10	11	12	13	14	1	16	17
PMIC N/A			PREPA RICK														MAI				
	RICK OFFICER					ht	tp://\						3990 dla.m	il/							
Original date	of drawi	na	CHEC	KEDI	BY						TIT		-10-11								
YY-M	M-DD	9		SH P		ADIA						CROC	iBCı	IIT T	רוטור	-ΔΙ_Ι	INI=/	\R 1	g BIT		
14-1	2-16		APPR(E				250	kSP NVEF	S DIF	FER	ENT	IAL A	NAL	OG 7	TO DI	, GITA	\L
SI		SIZE	<u> </u>	COD	E IDE	NT. N	Ю.				G NO.										
		Α					236						\	/62	/14	163	2				
																'		_			


AMSC N/A 5962-V012-15

REV

PAGE 1 **OF** 17

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance 18 bit, 250 kilo samples per second (kSPS) differential analog to digital converter microcircuit, with an operating temperature range of -55°C to +105°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

Device type	<u>Generic</u>	<u>Circuit function</u>
01	AD7691-EP	18 bit, 250 kSPS differential analog to
		digital converter

1.2.2 Case outline(s). The case outline(s) are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	10	MO-187-BA	Plastic small outline package

1.2.3 <u>Lead finishes</u>. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>				
Α	Hot solder dip				
В	Tin-lead plate				
С	Gold plate				
D	Palladium				
E	Gold flash palladium				
Z	Other				

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14632
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

Analog inputs (+INPUT, -INPUT)	GND – 0.3 V to V _{DD} + 0.3 V or ±130 mA
Reference (REF) input voltage (V _{REF})Supply voltages:	GND – 0.3 V to V _{DD} + 0.3 V
Power supply (V _{DD}), input/output interface digital power (V _{IO}) to ground (GND)	0.3 V to +7 V
V _{DD} to V _{IO}	±7 V
Digital inputs to GND	0.3 V to V _{IO} + 0.3 V
Digital outputs to GND	0.3 V to V _{IO} + 0.3 V
Storage temperature range (T _{STG})	65°C to +150°C
Junction temperature range (T _J)	+150°C
Lead temperature range	See JEDEC J-STD-20
Thermal resistance, junction to ambient (θ_{JC})	44°C/W
Thermal resistance, junction to ambient (θ_{JA})	200°C/W
1.4 Recommended operating conditions. 2/	
Operating free-air temperature range (T _A)	55°C to +105°C

^{2/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.		
COLUMBUS, OHIO	A	16236	V62/14632		
		REV	PAGE 3		

^{1/} Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC J STD-020 - Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107).

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
 - A. Manufacturer's name, CAGE code, or logo
 - B. Pin 1 identifier
 - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.
 - 3.5 Diagrams.
 - 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
 - 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
 - 3.5.3 Load circuit for digital interface timing. The load circuit for digital interface timing shall be as shown in figure 3.
 - 3.5.4 Voltage levels for timing waveforms. The voltage levels for timing waveforms shall be as shown in figure 4.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/14632	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 4	

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions 2/	ns <u>2</u> / Temperature, Device Lim		nits	Unit	
					Min	Max	
Resolution			-55°C to +105°C	01	18		Bits
Analog input				•			
Voltage range	VIN	+INPUT – (-INPUT)	-55°C to +105°C	01	-V _{REF}	+V _{REF}	V
Absolute input voltage range		+INPUT, -INPUT	-55°C to +105°C	01	-0.1	V _{REF} + 0.1	V
Common mode input range		+INPUT, -INPUT	-55°C to +105°C	01	V _{REF} /2 - 0.1	V _{REF} /2 + 0.1	V
					V _{REF} /2 typical		
Analog input common mode rejection ratio	CMRR	f _{IN} = 250 kHz	-55°C to +105°C	01	01 65 typical		dB
Leakage current		Acquisition phase	+25°C	01	1 ty	pical	nA
Throughput				•			
Conversion rate		V _{DD} = 4.5 V to 5.25 V	-55°C to +105°C	01	0	250	kSPS
		V _{DD} = 2.3 V to 4.5 V			0	180	
Transient response		Full scale step	-55°C to +105°C	01		1.8	μS
Accuracy							
No missing codes			-55°C to +105°C	01	18		Bits
Integral linearity error			-55°C to +105°C	01	-2.7	+2	LSB <u>3</u> /
						±0.75 typical	
			-40°C to +85°C		-1.5	+1.5	
					±0.75	typical	
Differential linearity			-55°C to +105°C	01	-1	+1.25	LSB
error					±0.5 typical		<u>3</u> /

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.		
COLUMBUS, OHIO	A	16236	V62/14632		
		REV	PAGE 5		

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions 2/	Temperature,	Device type	Lir	nits	Unit	
					Min	Max		
Accuracy - continued.								
Transition noise		REF = V _{DD} = 5 V	-55°C to +105°C	01	0.75	typical	LSB <u>3</u> /	
Gain error <u>4</u> /		V _{DD} = 4.5 V to 5.25 V	-55°C to +105°C	01	-40	+40	LSB 3/	
					±2 ty	/pical	_	
		V _{DD} = 2.3 V to 4.5 V			-80	+80	1	
					±2 ty	/pical		
Gain error temperature drift			-55°C to +105°C	01	±0.31	typical	ppm/ °C	
Zero error 4/		V _{DD} = 4.5 V to 5.25 V	-55°C to +105°C	01	-0.8	+0.8	mV	
					±0.11	typical		
		V _{DD} = 2.3 V to 4.5 V			-3.5	+3.5		
					±0.7	typical		
Zero error temperature drift			-55°C to +105°C	01	±0.3 1	typical	ppm/ °C	
Power supply sensitivity		V _{DD} = 5 V ±5%	-55°C to +105°C	01	±0.25	typical	LSB <u>3</u> /	
AC Accuracy <u>5</u> /								
Dynamic range		V _{REF} = 5 V	-55°C to +105°C	01	101		dB	
					102 t	ypical		
Oversampled <u>6</u> / dynamic range		f _{IN} = 1 kSPS	-55°C to +105°C	01	125 t	ypical	dB	
Signal to noise		f _{IN} = 1 kHz, V _{REF} = 5 V	-55°C to +105°C	01	98.5		dB	
					101 t	ypical	7	
			-40°C to +85°C		100			
					101.5	typical		

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14632
		REV	PAGE 6

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

Test	Symbol	Conditions 2/	Temperature,	Device type	Lin	nits	Unit
					Min	Max	
AC Accuracy – continue	d. <u>5</u> /						
Signal to noise		f _{IN} = 1 kHz, V _{REF} = 2.5 V	-55°C to +105°C	01	94		dB
					96 ty	/pical	
			-40°C to +85°C		95		
					96.5 1	typical	
Spurious free dynamic range		f _{IN} = 1 kHz, V _{REF} = 5 V	-55°C to +105°C	01	-125	typical	dB
Total harmonic distortion	THD	f _{IN} = 1 kHz, V _{REF} = 5 V	-55°C to +105°C	01	-118	typical	dB
Signal to noise and	SINAD	f _{IN} = 1 kHz, V _{REF} = 5 V	-55°C to +105°C	01	98.5		dB
distortion ratio				101 typical			
			-40°C to +85°C		100		
					101.5	typical	
		f _{IN} = 1 kHz, V _{REF} = 2.5 V	-55°C to +105°C		94		
					96 ty	/pical	
			-40°C to +85°C		95		
					96.5 1	typical	
Intermodulation <u>7/</u> distortion			-55°C to +105°C	01	115 t	ypical	dB
Reference							
Voltage range			-55°C to +105°C	01	0.5	V _{DD} + 0.3	V
Load current		250 kSPS, REF = 5 V	-55°C to +105°C	01	60 ty	/pical	μА
Sampling dynamics							
-3 dB input bandwidth			-55°C to +105°C	01	2 ty	pical	MHz
Aperture delay		V _{DD} = 5 V	-55°C to +105°C	01	2.5 ty	ypical	ns

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14632
		REV	PAGE 7

TABLE I. <u>Electrical performance characteristics</u> – Continued. $\underline{1}$ /

Test	Symbol	Conditions 2/	Temperature,	Device type	Lir	nits	Unit
			-7		Min	Max	
Digital inputs							
Low level input voltage	VIL		-55°C to +105°C	01	-0.3	+0.3 x V _{IO}	V
High level input voltage	VIH		-55°C to +105°C	01	0.7 x V _{IO}	V _{IO} + 0.3	V
Low level input current	I _{IL}		-55°C to +105°C	01	-1	+1	μА
High level input current	Iн		-55°C to +105°C	01	-1	+1	μА
Digital outputs							
Data format		Serial 18 bit, twos complement					
Pipeline delay <u>8</u> /							
Low level output voltage	V _{OL}	I _{SINK} = +500 μA	-55°C to +105°C	01		0.4	V
High level output voltage	V _{OH}	ISOURCE = -500 μA	-55°C to +105°C	01	V _{IO} – 0.3		٧
Power supplies	1		1	l .	l .		l
V _{DD} range		Specified performance	-55°C to +105°C	01	2.3	5.25	V
V _{IO} range		Specified performance	-55°C to +105°C	01	2.3	V _{DD} + 0.3	٧
V _{IO} range		Functional operation	-55°C to +105°C	01	1.8	V _{DD} + 0.3	V
Standby current		V _{DD} and V _{IO} = 5 V	+25°C	01		50	nA
<u>9</u> / <u>10</u> /					1 ty	pical	
Power dissipation	PD	V _{DD} = 2.5 V, 100 SPS throughput	-55°C to +105°C	01	1.4 t	ypical	μW
		V _{DD} = 2.5 V, 100 kSPS throughput			1.35	typical	mW
		V _{DD} = 2.5 V, 180 kSPS throughput			2.4 t	ypical	
		V _{DD} = 5 V, 100 kSPS throughput				5	
					4.24	typical	
		V _{DD} = 5 V, 250 kSPS throughput				12.5	
					10.6	typical	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14632
		REV	PAGE 8

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions 2/	Temperature,	Device type	Lir	mits	Unit
					Min	Max	-
Power supplies – continu	ued.						
Energy per conversion			-55°C to +105°C	01	50 t	ypical	nJ / sample
Timing specifications	_	See figures 3 and 4.					
Conversion time	tCONV	CNV rising edge to data available	-55°C to +105°C	01	0.5	2.2	μS
Acquisition time	tACQ		-55°C to +105°C	01	1.8		μS
Time between conversions	tCYC		-55°C to +105°C	01	4		μS
CNV pulse width (CS mode)	tCNVH		-55°C to +105°C	01	10		ns
SCK period (CS mode)	tsck		-55°C to +105°C	01	15		ns
SCK period (chain mode)	tsck	V _{IO} above 4.5 V	-55°C to +105°C	01	17		ns
(chain mode)		V _{IO} above 3 V			18		
		V _{IO} above 2.7 V			19		
		V _{IO} above 2.3 V			20		
SCK low time	tsckl		-55°C to +105°C	01	7		ns
SCK high time	tsckh		-55°C to +105°C	01	7		ns
SCK falling edge to data remains valid	tHSDO		-55°C to +105°C	01	4		ns
SCK falling edge to data valid delay	t _{DSDO}	V _{IO} above 4.5 V	-55°C to +105°C	01		14	ns
uata vallu uelay		V _{IO} above 3 V				15	
		V _{IO} above 2.7 V				16	1
		V _{IO} above 2.3 V				17	=
CNV or SDI low to	t _{EN}	V _{IO} above 4.5 V	-55°C to +105°C	01		15	ns
SDO D17 MSB valid (CS mode)		V _{IO} above 2.7 V				18	=
		V _{IO} above 2.3 V				23	1

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14632
		REV	PAGE 9

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Test Symbol Conditions 2/ Temperature,	Temperature, Τ _Δ	Device type	Lir	mits	Unit	
					Min	Max	
Timing specifications – c	ontinued.	See figures 3 and 4.	•				
CNV or SDI high or last SCK falling edge to SDO high impedance (CS mode)	tDIS		-55°C to +105°C	01		25	ns
SDI valid setup time from CNV rising edge (CS mode)	tssdicnv		-55°C to +105°C	01	15		ns
SDI valid hold time from CNV rising edge (CS mode)	thsdicnv		-55°C to +105°C	01	0		ns
SCK valid setup time from CNV rising edge (chain mode)	tssckcnv		-55°C to +105°C	01	5		ns
SCK valid hold time from CNV rising edge (chain mode)	tHSCKCNV		-55°C to +105°C	01	10		ns
SDI valid setup time from SCK falling edge (chain mode)	tssdisck		-55°C to +105°C	01	3		ns
SDI valid hold time from SCK falling edge (chain mode)	tHSDISCK		-55°C to +105°C	01	4		ns
SDI high to SDO high (chain mode with	tDSDOSDI	V _{IO} above 4.5 V	-55°C to +105°C	01		15	ns
busy indicator)		V _{IO} above 2.3 V				26	
Conversion time	tCONV	CNV rising edge to data available	-55°C to +105°C	01	0.5	3.7	μS
Acquisition time	tACQ		-55°C to +105°C	01	1.8		μS
Time between conversions	tCYC		-55°C to +105°C	01	5.5		μS
CNV pulse width (CS mode)	tCNVH		-55°C to +105°C	01	10		ns

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14632
		REV	PAGE 10

TABLE I. $\underline{\text{Electrical performance characteristics}}$ – Continued. $\underline{1}/$

Test			Temperature,	Device type	Lin	nits	Unit
					Min	Max	
Timing specifications – co	ontinued.	See figures 3 and 4.					
SCK period (CS mode)	tsck		-55°C to +105°C	01	25		ns
SCK period (chain mode)	tsck	V _{IO} above 3 V	-55°C to +105°C	01	29		ns
(criaiii iii dae)		V _{IO} above 2.7 V			35		
		V _{IO} above 2.3 V			40		
SCK low time	tsckl		-55°C to +105°C	01	12		ns
SCK high time	tsckh		-55°C to +105°C	01	12		ns
SCK falling edge to data remains valid	tHSDO		-55°C to +105°C	01	5		ns
SCK falling edge to data valid delay	t _{DSDO}	V _{IO} above 3 V	-55°C to +105°C	01		24	ns
data valla dolay		V _{IO} above 2.7 V				30	
		V _{IO} above 2.3 V				35	
CNV or SDI low to SDO D17 MSB valid	t _{EN}	V _{IO} above 2.7 V	-55°C to +105°C	01		18	ns
(CS mode)		V _{IO} above 2.3 V				22	
CNV or SDI high or last SCK falling edge to SDO high impedance (CS mode)	t _{DIS}		-55°C to +105°C	01		25	ns
SDI valid setup time from CNV rising edge (CS mode)	tssdicnv		-55°C to +105°C	01	30		ns
SDI valid hold time from CNV rising edge (CS mode)	[†] HSDICNV		-55°C to +105°C	01	0		ns

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14632
		REV	PAGE 11

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions 2/	Temperature,	Device type	Lin	nits	Unit
					Min	Max	
Timing specifications – co	ontinued.	See figures 3 and 4.					
SCK valid setup time from CNV rising edge (chain mode)	tssckcnv		-55°C to +105°C	01	5		ns
SCK valid hold time from CNV rising edge (chain mode)	thsckcnv		-55°C to +105°C	01	8		ns
SDI valid setup time from SCK falling edge (chain mode)	tssdisck		-55°C to +105°C	01	8		ns
SDI valid hold time from SCK falling edge (chain mode)	tHSDISCK		-55°C to +105°C	01	10		ns
SDI high to SDO high (chain mode with busy indicator)	tDSDOSDI		-55°C to +105°C	01		36	ns

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ Unless otherwise specified, V_{DD} = 2.3 V to 5.25 V, V_{IO} = 2.3 V to V_{DD}, V_{REF} = V_{DD}, and all specifications -55°C to 105°C.
- $\underline{3}$ / LSB means least significant bit. With the ± 5 V input range, one LSB = $38.15 \,\mu\text{V}$.
- 4/ See terminology section of the manufacturer's data sheet. These specifications include full temperature range variation but, not the error contribution from the external reference.
- Unless otherwise specified, all ac accuracy specifications in dB are referred to a full scale input FSR. Tested with an input signal at 0.5 dB below full scale.
- 6/ Dynamic range obtained by oversampling the ADC running at a throughput f_S of 250 kSPS, followed by post digital filtering with an output word rate f_O.
- $\overline{2}$ / fl_{N1} = 21.4 kHz and f_{IN2} = 18.8 kHz, with each tone at -7 dB below full scale.
- 8/ Conversion results are available immediately after completed conversion.
- 9/ With all digital inputs forced to V_{IO} or GND as required.
- 10/ During acquisition phase.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14632
		REV	PAGE 12




FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14632	
		REV	PAGE 13	

	Dimensions						
Symbol	Inches			Millimeters			
	Min	Med	Max	Min	Med	Max	
А			0.043			1.10	
A1	0.0019		0.0059	0.05		0.15	
A2	0.029	0.033	0.037	0.75	0.85	0.95	
b	0.0059		0.012	0.15		0.33	
С	0.0051		0.009	0.13		0.23	
D	0.114	0.118	0.122	2.90	3.00	3.10	
Е	0.114	0.118	0.122	2.90	3.00	3.10	
E1	0.183	0.192	0.202	4.65	4.90	5.15	
е	0.019 BSC		0.050 BSC				
L	0.015	0.021	0.027	0.40	0.55	0.70	

- NOTES:
 1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
 2. Falls within reference to JEDEC MO-187-BA.

FIGURE 1. <u>Case outline</u> - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14632	
		REV	PAGE 14	

Device type			01
Case outline	X		
Terminal number	Terminal symbol	Туре	Description
1	REF	AI	Reference input voltage. The REF range is from 0.5 V to V_{DD} . It is referred to the GND pin. Decouple this pin closely with a 10 μ F capacitor.
2	V _{DD}	Р	Power supply.
3	+INPUT	AI	Differential positive analog input. Referenced to –INPUT. The input range for +INPUT is between 0 V and V _{REF} , centered about V _{REF} /2 and must be driven 180° out of phase with –INPUT.
4	-INPUT	Al	Differential negative analog input. Referenced to +INPUT. The input range for –INPUT is between 0 V and V _{REF} , centered about V _{REF} /2 and must be driven 180° out of phase with +INPUT.
5	GND	Р	Power supply ground.
6	CNV	DI	Convert input. This input has multiple functions. On its leading edge, it initiates the conversions and selects the interface mode of the device, either chain mode or \overline{CS} mode. In \overline{CS} mode, it enables the SDO pin when low. In chain mode, the data should be read when CNV is high.
7	SDO	DO	Serial data output. The conversion result is output on this pin. It is synchronized to SCK.
8	SCK	DI	Serial data clock input. When the device is selected, the conversion result is shifted out by this clock.
9	SDI	DI	Serial data input. This input provides multiple features. It selects the interface mode of the ADC as follows: Chain mode is selected if SDI is low during the CNV rising edge. In this mode, SDI is used as a data input to daisy chain the conversion results of two or more ADCs onto a single SDO line. The digital data level on SDI is output on SDO with a delay of 18 SCK cycles. CS mode is selected if SDI is high during the CNV rising edge. In this mode, either SDI or CNV can enable the serial output signals
			when low, and if SDI or CNV is low when the conversion is complete, the busy indicator feature is enabled.
10	VIO	Р	Input/output interface digital power. Nominally at the same supply as the host interface (1.8 V, 2.5 V, 3 V, or 5 V).

AI = analog input, DI = digital input, DO = digital output, and P = power.

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14632	
		REV	PAGE 15	





FIGURE 3. Load circuit for digital interface timing.



NOTES:

- 1. 2 V if V_{IO} above 2.5 V, V_{IO} 0.5 V if V_{IO} below 2.5 V
- 2. 0.8 V if V_{IO} above 2.5 V, 0.5 V if V_{IO} below 2.5 V.

FIGURE 4. Voltage levels for timing waveforms.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14632	
		REV	PAGE 16	

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6. NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Top side marking	Vendor part number
V62/14632-01XE	24355	C82	AD7691SRMZ-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

<u>CAGE code</u> <u>Source of supply</u>

24355 Analog Devices
Route 1 Industrial Park

P.O. Box 9106 Norwood, MA 02062

Point of contact: Raheen Business Park

Limerick, Ireland

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14632	
		REV	PAGE 17	