				LTR				DESC	RIPT	ON				DATE		ATE APPROVE		OVED		
																				36123
_																.,				×.
Prepared	l in accord	lance w	ith ASME	: Y14.24												Ve	ndor it	em dr	awing	
REV																				
PAGE																				
REV																				
PAGE																				
REV STA		RE																		
	E3	PA	1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
PMIC N//	A		PREP	ARED BY		. Nguy	en					C <u>httr</u>	OLUN	IBUS) AND , OHIC <mark>dandn</mark>) 432 ⁻	18-399	90 <u>.mil</u> /		
Original of	date of dra	awing	CHEC	KED BY						ТІТ	LE									
Y	Y MM DD			I	Phu H	. Nguy	en			МІС	ROC		JIT,	LINE	AR,	DUA	L, 16	6-BIT		
															pm/°C				, SP	21
	17-01-09		APPR	OVED B T		s M. H	ess				ERF	ACE,	MO	NOL	ITHIC	SIL	CON			
			SIZE			ENT. N				DW	G NO.									
			A				236			V62/14634										
			REV	I						PAG	BE 1	OF	17							
/ISC N/A			1							1								596	2-V00	2-17

REVISIONS

1. SCOPE

Х

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance Dual, 16-Bit nanoDAC+ with 4 ppm/°C Reference, SPI interface microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>></u>	V <u>62/14634</u> - Drawing number	01 Device typ (See 1.2.1		X Case outline (See 1.2.2)	Lead finish (See 1.2.3)	
1.2.1 Device ty	<u>pe(s)</u> .					
<u>Devi</u>	ce type	<u>Generic</u>		<u>C</u>	ircuit function	
	01	AD5689R –EP		Dual, 16-Bit nano	DAC+ with 4 ppm/°C Re	eference, SPI interface
1.2.2 Case out	ine(s). The case ou	tlines are as specified	herein.			
Outline	e letter <u>Nu</u>	umber of pins	JEDEC P	<u>UB 95</u>	Package style	<u>e</u>

JEDEC MO-220-WEED-6

Lead Frame Chip Scale Package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
А	Hot solder dip
В	Tin-lead plate
С	Gold plate
D	Palladium
E	Gold flash palladium
Z	Other

16

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/14634	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 2	

1.3 Absolute maximum ratings. 1/

V _{DD} to GND	-0.3 V to +7 V
V _{LOGIC} to GND	-0.3 V to +7 V
Vout to GND	-0.3 V to V _{DD} + 0.3 V
VREF to GND	-0.3 V to V _{DD} + 0.3 V
Digital Input Voltage to GND	-0.3 V to V _{LOGIC} + 0.3 V
Operating temperature range:	-55°C to +125°C
Storage temperature range	-65°C to 150°C
Junction temperature	
Case outline X, θ _{JA} Thermal Impedance, 0 Airflow (4-Layer Board)	
Reflow Soldering Peak Temperature, Pb Free (J-STD-020)	260°C
Electrostatic Discharge Sensitivity (ESDS):	
HBM	4 kV
FICDM	1.25 kV

2. APPLICABLE DOCUMENTS

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEP95	 Registered and Standard Outlines for Semiconductor Devices
JEDEC J-STD-020	 Standard for moisture/reflow sensitivity classification for nonhermetric solid state surface mount
	devices. For electrostatic discharge sensitivity test Human Body Model (HBM) – component level.
JESD22-C101	 Field-Induced Charged-Device Model (FIDCM) Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components

(Copies of these documents are available online at <u>http://www.jedec.org</u> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107).

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14634	
		REV	PAGE 3	

^{1/} Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Terminal function</u>. The terminal function shall be as shown in figure 3.
- 3.5.4 <u>Functional block diagram</u>. The functional block diagram shall be as shown in figure 4.
- 3.5.5 <u>Serial Write Operation</u>. The Serial Write Operation shall be as shown in figure 5.
- 3.5.6 <u>Load Circuit for Digital Output (SDO) Timing Specification</u>. The Load Circuit for Digital Output (SDO) Timing Specification shall be as shown in figure 6.
- 3.5.7 <u>Daisy-Chain Timing Diagram</u>. The Daisy-Chain Timing Diagram shall be as shown in figure 7.
- 3.5.8 <u>Readback Timing Diagram</u>. The Readback Timing Diagram shall be as shown in figure 8.
- 3.5.9 <u>Headroom/Footroom vs Load Current</u>. The Headroom/Footroom vs Load Current shall be as shown in figure 9.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/14634	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 4	

Test	Test conditions		Unit		
	<u>2</u> /	Min	Тур	Max	
Static Performance <u>3</u> /					
Resolution		16			Bits
Relative Accuracy	Gain = 2		±1	±4	LSB
	Gain = 1		±1	±5	LSB
Differential Nonlinearity (DNL)	Guaranteed monotonic by design			±1	LSB
Zero-Code Error	All zeros loaded to DAC register		0.4	1.5	mV
Offset Error			±0.1	±0.5	mV
Full-Scale Error	All ones loaded to DAC register		+0.01	+0.1	% of FSF
Gain Error	Gain = 2		±0.02	±0.1	% of FSF
	Gain = 1		±0.02	±0.15	% of FSF
Total Unadjusted Error	External reference; gain = 2		±0.01	±0.1	% of FSF
	Internal reference; gain = 1			±0.2	% of FSF
Offset Error Drift <u>4</u> /			±1		µV/°C
Gain Temperature Coefficient (TC) 4/	Of FSR/°C		±1		ppm
DC Power Supply Rejection Ratio <u>4</u> /	DAC code = midscale, $V_{DD} = 5 V \pm 10\%$		0.15		mV/V
	Due to single channel, full-scale output change		±2		μV
DC Crosstalk	Due to load current change		±3		μV/mA
	Due to powering down (per channel)		±2		μV
Output Characteristics <u>4</u> /					
Output Voltage Range	Gain = 1	0		VREF	V
Oulput Voltage Mange	Gain = 2, see Figure 9	0		2 × Vref	V
Capacitive Load Stability	RL = ∞		2		nF
	RL = 1 kΩ		10		nF
Resistive Load <u>5</u> /		1			kΩ
	$5 V \pm 10\%$, DAC code = midscale;		80		μV/mA
Load Regulation	−30 mA ≤ lout ≤ 30 mA				
	$3 V \pm 10\%$, DAC code = midscale;		80		μV/mA
	−20 mA ≤ lout ≤ 20 mA				
Short-Circuit Current 6/			40		mA
Load Impedance at Rails <u>7</u> /	See Figure 9		25		Ω
Power-Up Time	Coming out of power-down mode; $V_{DD} = 5 V$		2.5		μs
Reference Output					
Output Voltage <u>8</u> /	At ambient	2.4975		2.5025	V
Reference TC <u>9/ 10</u> /			4	13	ppm/°C
Output Impedance <u>4</u> /			0.04		Ω
Output Voltage Noise <u>4</u> /	0.1 Hz to 10 Hz		12		µV р-р
Output Voltage Noise Density	At ambient; f = 10 kHz, C∟= 10 nF		240		nV/√Hz
Load Regulation Sourcing <u>4</u> /	At ambient		20		µV∕mA
Load Regulation Sinking <u>4</u> /	At ambient		40		µV/mA
Output Current Load Capability	$V_{DD} \ge 3 V$		±5		mA
Line Regulation	At ambient		100		

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14634	
		REV	PAGE 5	

Test	Test conditions		Unit		
	<u>2</u> /	Min	Тур	Max	
Reference Output (Continued)					
Thermal Hysteresis <u>4</u> /	First cycle		125		ppm
mormal Hystoreolo <u></u>	Additional cycles		25		ppm
Logic Inputs <u>4</u> /					
Input Current	Per pin			±2	μA
Input Voltage					
Low (V _{IN})				0.3 × Vlogic	V
High (V _{INH})		$0.7 \times V_{LOGIC}$			V
Pin Capacitance			2		рF
Logic Outputs (SDO) <u>4</u> /					
Output Voltage					
Low (VoL)	I _{SINK} = 200 μA			0.4	V
High (Voн)	Isource = 200 µA	VLOGIC - 0.4			V
Floating State Output Capacitance			4		рF
Power Requirements					
VLOGIC		1.62		5.5	V
ILOGIC				3	μA
Vdd	Gain = 1	2.7		5.5	V
Vdd	Gain = 2	Vref + 1.5		5.5	V
DD	$V_{IH} = V_{DD}$, $V_{IL} = GND$, $V_{DD} = 2.7$ V to 5.5 V				
Normal Mode <u>11</u> /	Internal reference off		0.59	0.7	mA
	Internal reference on at full scale		1.1	1.3	mA
All Power-Down Modes 12/	-40°C to +85°C		1	4	μA
_	-55°C to +125°C			6	μA

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/14634
COLUMBUS, OHIO	A	16236	
		REV	PAGE 6

Test	Test conditions	Limits			Unit
		Min	Тур	Max	
AC Characteristics 13/ 14/ 15/					
Output Voltage Settling Time	1/4 to 3/4 scale settling to ±2 LSB		5	8	μs
Slew Rate			0.8		V/µs
Digital-to-Analog Glitch Impulse	1 LSB change around major carry		0.5		nV-sec
Digital Feedthrough			0.13		nV-sec
Digital Crosstalk			0.1		nV-sec
Analog Crosstalk			0.2		nV-sec
DAC-to-DAC Crosstalk			0.3		nV-sec
Total Harmonic Distortion (THD) <u>16</u> /	At ambient, BW = 20 kHz, VDD = 5 V, fout = 1 kHz		-80		dB
Output Noise Spectral Density (NSD)	DAC code = midscale, 10 kHz; gain = 2		300		nV/√Hz
Output Noise	0.1 Hz to 10 Hz		6		µV р-р
Signal-to-Noise Ratio (SNR)	At ambient, BW = 20 kHz, VDD = 5 V, fout = 1 kHz		90		dB
Spurious Free Dynamic Range (SFDR)	At ambient, BW = 20 kHz, VDD = 5 V, fout = 1 kHz		83		dB
Signal-to-Noise-and-Distortion Ratio (SINAD)	At ambient, BW = 20 kHz, VDD = 5 V, fout = 1 kHz		80		dB

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14634
	REV		PAGE 7

Test	Symbol	Test conditions		Lim	nits		Unit
			1.62 V ≤ VL	_{OGIC} ≤ 2.7 V	2.7 V ≤ VL	.ogic ≤ 5.5 V	
			Min	Max	Min	Max	
Timing Characteristics <u>17</u> / <u>18</u> / (See Fig	ure 5)						
SCLK Cycle Time	t1		20		20		ns
SCLK High Time	t2		10		10		ns
SCLK Low Time	t ₃		10		10		ns
SYNC to SCLK Falling Edge Setup Time	t4		15		10		ns
Data Setup Time	t ₅		5		5		ns
Data Hold Time	t ₆		5		5		ns
SCLK Falling Edge to SYNC Rising Edge	t7		10		10		ns
Minimum SYNC High Time	t ₈		20		20		ns
SYNC Rising Edge to SYNC Rising Edge (DAC Register Update/s) Image: Sync Rising Edge (DAC Image: Sync Rising Edge (DAC	t9		870		830		ns
SYNC falling Edge to SCLK Fall Ignore	t 10		16		10		ns
LDAC Pulse width low	t11		15		15		ns
SYNC Rising Edge to LDAC Rising Edge	t ₁₂		20		20		ns
SYNC Rising Edge to LDAC Falling Edge	t ₁₃		30		30		ns
LDAC Falling Edge to SYNC Rising Edge	t ₁₄		840		800		ns
Minimum Pulse Width Low	t ₁₅		30		30		ns
Pulse Activation time	t ₁₆		30		30		ns
Power-Up Time <u>19</u> /			4.5		4.5		μs

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14634	
		REV	PAGE 8	

Test	Symbol	Test conditions		Lin	nits		Unit
		<u>20</u> /	1.8 V ≤ V _{LC}	_{GIC} ≤ 2.7 V	$2.7 \text{ V} \leq \text{V}_{\text{LOGIC}} \leq 5.5 \text{ V}$		
			Min	Max	Min	Max	
Daisy-Chain and Readback Timing Chara	cteristics 2	<u>1</u> / (See Figure 6-8)					
SCLK Cycle Time	t1		66		40		ns
SCLK High Time	t2		33		20		ns
SCLK Low Time	t3		33		20		ns
SYNC to SCLK Falling Edge	t4		33		20		ns
Data Setup Time	t5		5		5		ns
Data Hold Time	t ₆		5		5		ns
SCLK Falling Edge to SYNC Rising Edge	t7		15		10		ns
Minimum SYNC High Time	t ₈		60		30		ns
SDO Data Valid from SCLK Rising Edge	t9			40		30	ns
SYNC Rising Edge to SCLK Rising Edge	t ₁₀		15		10		ns
SYNC Rising Edge to SDO Disable	t11		60		60		ns


DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14634
	REV		PAGE 9

TABLE I. Electrical performance characteristics - Continued. 1/

- <u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ V_{DD} = 2.7 V to 5.5 V; 1.62 V \leq V_{LOGIC} \leq 5.5 V; all specifications T_{MIN} to T_{MAX}, unless otherwise noted. R_L = 2 k Ω ; C_L = 200 pF.
- $\underline{3}$ / DC specifications tested with the outputs unloaded, unless otherwise noted. Upper dead band = 10 mV and exists only when V_{REF} = V_{DD} with gain = 1 or when V_{REF}/2 = V_{DD} with gain = 2. Linearity is calculated using a reduced code range of 256 to 65,280.
- <u>4</u>/ Guaranteed by design, not subject to production test.
- 5/ Channel A can have an output current of up to 15 mA. Similarly, Channel B can have an output current of up to 15 mA, up to a junction temperature of 135°C.
- <u>6</u>/ V_{DD} = 5 V. The device includes current limiting that is intended to protect the device during temporary overload conditions. Junction temperature may be exceeded during current limit, but operation above the specified maximum operation junction temperature can impair device reliability.
- <u>7</u>/ When drawing a load current at either rail, the output voltage headroom, with respect to that rail, is limited by the 25 Ω typical channel resistance of the output device. For example, when sinking 1 mA, the minimum output voltage = 25 Ω × 1 mA = 25 mV (see Figure 9).
- <u>8</u>/ Initial accuracy presolder reflow is ±750 μV; output voltage includes the effects of preconditioning drift. See manufacturer data sheet AD5689R/AD5687R for more information.
- 9/ Reference is trimmed and tested at two temperatures and is characterized from -55°C to +125°C.
- 10/ Reference temperature coefficient is calculated as per the box method. See manufacturer data sheet AD5689R/AD5687R for more information.
- 11/ Interface inactive. Both DACs active. DAC outputs unloaded.
- <u>12</u>/ Both DACs powered down.
- 13/ V_{DD} = 2.7 V to 5.5 V; R_L = 2 kΩ to GND; C_L = 200 pF to GND; 1.62 V ≤ V_{LOGIC} ≤ 5.5 V; all specifications T_{MIN} to T_{MAX}, unless otherwise noted. Guaranteed by design and characterization; not production tested.
- <u>14</u>/ Temperature range is -55° C to $+125^{\circ}$ C, typical at 25°C.
- 15/ See manufacturer data sheet AD5689R/AD5687R
- 16/ Digitally generated sine wave at 1 kHz.
- 17/ All input signals are specified with $t_R = t_F = 1 \text{ ns/V} (10\% \text{ to } 90\% \text{ of } V_{DD})$ and timed from a voltage level of $(V_{IL} + V_{IH})/2$. See Figure 5. $V_{DD} = 2.7 \text{ V}$ to 5.5 V, 1.8 V $\leq V_{LOGIC} \leq 5.5 \text{ V}$; $V_{REF} = 2.5 \text{ V}$. All specifications T_{MIN} to T_{MAX} , unless otherwise noted.
- 18/ Maximum SCLK frequency is 50 MHz at V_{DD} = 2.7 V to 5.5 V, 1.62 V ≤ V_{LOGIC} ≤ V_{DD}. Guaranteed by design and characterization; not production tested.
- 19/ Time to exit power-down to normal mode of AD5689R-EP operation, 32nd clock edge to 90% of DAC midscale value, with output unloaded.
- 20/ All input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of V_{DD}) and timed from a voltage level of (V_{IL} + V_{IH})/2. See Figure 7 and Figure 8. V_{DD} = 2.7 V to 5.5 V, 1.62 V ≤ V_{LOGIC} ≤ 5.5 V; V_{REF} = 2.5 V. All specifications T_{MIN} to T_{MAX}, unless otherwise noted. V_{DD} = 2.7 V to 5.5 V.
- 21/ Guaranteed by design and characterization; not production tested.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE CODE IDENT NO. A 16236		DWG NO. V62/14634	
		REV	PAGE 10	





NOTES:

- 1. All linear dimensions are in millimeters.
- 2. For proper connection of the exposed PAD, refer to the pin configuration and function descriptions section on Figure 3.
- 3. Falls within JEDEC MO-220-WEED-6.

FIGURE 1. Case outline.

	Case outline X						
Terminal number	Terminal symbol	Terminal number	Terminal symbol				
1	VoutA	16	NC				
2	GND	15	V _{REF}				
3	Vdd	14	RSTSEL				
4	NC	13	RESET				
5	VoutB	12	SDIN				
6	SDO	11	SYNC				
7	LDAC	10	SCLK				
8	GAIN	9	VLOGIC				

NOTES:

1. The exposed PAD must be tied to GND.

2. NC = No Connect. Do not Connect to this PIN.

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14634
		REV	PAGE 11

Terminal Number	Terminal Symbol	Description
1	VoutA	Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
2	GND	Ground Reference Point for All Circuitry on the AD5689R-EP.
3	V _{DD}	Power Supply Input. The AD5689R-EP can be operated from 2.7 V to 5.5 V. Decouple the supply with a 10 μ F capacitor in parallel with a 0.1 μ F capacitor to GND.
4	NC	No Connect. Do not connect to this pin.
5	VoutB	Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
6	SDO	Serial Data Output. SDO can be used to daisy-chain a number of AD5689R-EP devices together, or it can be used for readback. The serial data is transferred on the rising edge of SCLK and is valid on the falling edge of the clock.
7	LDAC	<u>LDAC</u> can be operated in two modes: asynchronously and synchronously. Pulsing this pin low allows either or both DAC registers to be updated if the input registers have new data; both DAC outputs can be updated simultaneously. This pin can also be tied permanently low.
8	GAIN	Gain Select. When this pin is tied to GND, both DACs output a span from 0 V to V _{REF} . If this pin is tied to V _{LOGIC} , both DACs output a span of 0 V to 2 × V _{REF} .
9	VLOGIC	Digital Power Supply. Voltage ranges from 1.8 V to 5.5 V.
10	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz.
11	SYNC	Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, data is transferred in on the falling edges of the next 24 clocks.
12	SDIN	Serial Data Input. This device has a 24-bit input shift register. Data is clocked into the register on the falling edge of the serial clock input.
13	RESET	Asynchronous Reset Input. The RESET input is falling edge sensitive. When RESET is low, all LDAC pulses are ignored. When RESET activated, the input register and the DAC register are updated with zero scale or midscale, depending on the state of the RSTSEL pin.
14	RSTSEL	Power-On Reset Select. Tying this pin to GND powers up both DACs to zero scale. Tying this pin to VLOGIC powers up both DACs to midscale.
15	Vref	Reference Voltage. The AD5689R-EP has a common reference pin. When using the internal reference, this is the reference output pin. When using an external reference, this is the reference input pin. The default for this pin is as a reference output.
16	NC	No Connect. Do not connect to this pin.
17	EPAD	Exposed Pad. The exposed pad must be tied to GND.

FIGURE 3. Terminal function.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/14634	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 12	




FIGURE 4. Functional block diagram.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A		
		REV	PAGE 13






FIGURE 5. Serial Write Operation.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/14634
COLUMBUS, OHIO	A	16236	
		REV	PAGE 14










FIGURE 7.	Daisy-Chain	Timing	Diagram.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/14634	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 15	








FIGURE 9. <u>Headroom/Footroom vs Load Current</u>.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14634
		REV	PAGE 16

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/programs/smcr/default.aspx</u>

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Ordering Quantity	Vendor part number
V62/14634-01XE	/62/14634-01XE 24355 Tray		AD5689R-EP
		Reel units = 1500	AD5689RTCPZ-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices 1 Technology Way P.O. Box 9106 Norwood, MA 02062-9106

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14634
		REV	PAGE 17