				REVISIONS																	
			_	LTF	R	DESCRIPTIC			ION			DATE				APPR	OVED				
			_																		
			-																		
Propara	d in accor	dance wit	h ACM		24												Vo	ndor it	tom dr	awing	
REV					1.24		1	İ									ve				
PAGE																					
REV																					
PAGE				-+								1		I	1	1					
		REV	,	\longrightarrow		I	1														
FAGE					1	2	3	4	5	6	7	8	9	10	11	12	13	14			
			SE .	PARFI	1 D BY	2	3	4	5	6	7	8	9	10	11 AND	12 AND	13	14 ЭТТІК			
PIVIC N/	Ά	PAG	E PREI	PAREI CK OFF	D BY		3	4	5	6	7	8	D	LA L	11 AND 3US,	AND	MAF				
	Ά	PAG	E PREI		D BY		3	4	5	6	7		D	LA L .ume	AND BUS,	AND OHIC) MAF D 43	RITIN 218-:	3990		
Original	date of dr	awing	PREI RIC		D BY FICEF	२	3	4	5	6	7 TIT	ht	DI COL	LA L .ume	AND BUS,	AND OHIC) MAF D 43	RITIN 218-:	3990		
Original Y	date of dr Y-MM-DI	awing	BE PREI RIC RIC CHE	CK OFF	D BY FICEF BY PITH	R ADIA	3	4	5	6	TIT	hi LE ROC	DI COL ttp://\	LA L UME www	AND BUS, Iand	AND OHIC andr	MAF D 43 nariti	RITIN 218-3 ime.o	3990 dla.m	nil/ ,	
Original Y	date of dr	awing	SE PREI RIC CHE RA.		D BY FICEF BY PITH, D BY	ADIA	I	4	5	6	TIT MIC 12 E	ht LE CROC	DI COL ttp://\ CIRCU	LA L LUME www JIT, [AL T	AND BUS, Iand	AND OHIC andr AL-L	MAF D 43 nariti	RITIN 218-3 ime.o	3990 dla.m	nil/ ,	
Original Y	date of dr Y-MM-DI	awing	FREI RIC CHE RA APPI CH/	CKOFF CKED JESH F ROVEI ARLES	D BY FICEF BY PITH D BY S F. S		E		5	6	TIT MIC 12 E MO	ht LE CROC BIT, [NOLI	DI COL ttp://\ CIRCU	LA L LUME www JIT, [AL T	AND BUS, Iand	AND OHIC andr AL-L	MAF D 43 nariti	RITIN 218-3 ime.o	3990 dla.m	nil/ ,	
Original Y	date of dr Y-MM-DI	awing	E PREI RIC CHE RA. APPI CH/	CKED JESH F ROVEI ARLES	D BY FICEF BY PITH D BY S F. S		E ENT. N	0.	5	6	TIT MIC 12 E MO	ht LE CROC	DI COL ttp://\ CIRCU	LA L JIT, I AL T SILI	AND BUS, Iand DIGIT O AN CON	AND OHIC andr AL-L JALO	MAI D 43: nariti	RITIN 218-3 ime.o	3990 dla.m	nil/ ,	
Original Y	date of dr Y-MM-DI	awing	FREI RIC CHE RA APPI CH/	CKED JESH F ROVEI ARLES	D BY FICEF BY PITH D BY S F. S		E ENT. N		5	6	TIT MIC 12 E MO	ht LE CROC BIT, [NOLI	DI COL ttp://\ CIRCU	LA L JIT, I AL T SILI	AND BUS, Iand	AND OHIC andr AL-L JALO	MAI D 43: nariti	RITIN 218-3 ime.o	3990 dla.m	nil/ ,	

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance dual, 12 bit digital to analog converter (DAC) microcircuit, with an operating temperature range of -55°C to +105°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/14633 - Drawing number	01 Device type (See 1.2.1)	X T Case outline (See 1.2.2)	Lead finish (See 1.2.3)
1.2.1 Device type(s).			
Device type	Generic		Circuit function
01	AD5623R-EP	Dual, 12	bit digital to analog converter
1.2.2 Case outline(s). The case outline(s) are as specified herein.		

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	10	MO-187-BA	Plastic small outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
A B C D E Z	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14633
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

	V _{DD} to GND	-0.3 V to +7 V
	V _{OUTx} to GND	-0.3 V to V _{DD} + 0.3 V
	VREFIN / VREFOUT to GND	-0.3 V to V _{DD} + 0.3 V
	Digital input voltage to GND	-0.3 V to V _{DD} + 0.3 V
	Storage temperature range (T _{STG})	-65°C to +150°C
	Junction temperature range (T _J)	+150°C
	Power dissipation (P _D) equation	(T _J max – T _A) / θ _{JA}
	Thermal impedance, junction to ambient (θ_{JC})	43.7°C/W
	Thermal impedance, junction to ambient (θ_{JA})	142°C/W
	Reflow soldering peak temperature lead (Pb) free	260 (+0/-5) °C
1.4	Recommended operating conditions. 2/	
	Operating free-air temperature range (T _A)	-55°C to +105°C

^{2/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14633
		REV	PAGE 3

<u>1</u>/ Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107).

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

- 3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.
- 3.5 Diagrams.
- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.
- 3.5.3 Serial write operation waveforms. The serial write operation waveforms shall be as shown in figure 3.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14633
		REV	PAGE 4

Test	Symbol Conditions <u>2</u> /		Temperature, T _A	Device type	Lin	nits	Unit
					Min	Max	
Static performance	<u>3/ 4/</u>						
Resolution			-55°C to +105°C	01	12		Bits
Relative accuracy	INL		-55°C to +105°C	01		±1.5	LSB
			+25°C	-	±1 ty	pical	
Differential nonlinearity	DNL	Guaranteed monotonic by design	-55°C to +105°C	01		±1	LSB
Zero scale error		All 0s loaded to DAC register	-55°C to +105°C	01		+12	mV
			+25°C		+2 ty	pical	
Offset error			-55°C to +105°C	01		±12	mV
			+25°C		±1 ty	pical	
Full scale error		All 1s loaded to DAC register	-55°C to +105°C	01		±1	% of
			+25°C		-0.1 t	ypical	FSR
Gain error			-55°C to +105°C	01		±1.5	% of FSR
Zero scale error drift			+25°C		±2 ty	pical	μV/°C
Gain temperature coefficient		Of FSR/°C	+25°C		±2.5 1	ypical	ppm
DC power supply rejection ratio		DAC code = midscale, V _{DD} = 5 V \pm 10%	+25°C		-100 1	ypical	dB
DC crosstalk							
External reference		Due to full scale output change, R _L = 2 k Ω to GND or V _{DD}	+25°C	01	10 ty	rpical	μV
		Due to load current change	+25°C		10 ty	pical	μV/mA
		Due to powering down (per channel)	+25°C		5 ty	pical	μV
Internal reference		Due to full scale output change, R _L = 2 k Ω to GND or V _{DD}	+25°C	01	25 ty	pical	μV
		Due to load current change	+25°C	-	20 ty	pical	μV/mA
		Due to powering down (per channel)	+25°C	1	10 ty	pical	μV

TABLE I. Electrical performance characteristics. 1/

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14633
		REV	PAGE 5

Test	Symbol	Conditions <u>2</u> /	Temperature, T _A	Device type	Lin	nits	Unit
					Min	Max	
Output characteristics	<u>5</u> /						
Output voltage range			-55°C to +105°C	01	0	V _{DD}	V
Capacitive load stability		R _L = ∞	+25°C	01	2 ty	pical	nF
		R _L =2 kΩ			10 ty	/pical	
DC output impedance			+25°C	01	0.5 t <u>y</u>	ypical	Ω
Short circuit current		V _{DD} = 5 V	+25°C	01	30 ty	/pical	mA
Power up time		Coming out of power down mode, V _{DD} = 5 V	+25°C	01	4 typical		μS
Reference inputs			·				
Reference current		VREFIN / VREFOUT = VDD = 5.5 V	-55°C to +105°C	01		200	μΑ
			+25°C		170 typical		
Reference input range			-55°C to +105°C	01	0.75	V _{DD}	V
Reference input impedance			+25°C	01	26 ty	pical	kΩ
Reference output			·				
Output voltage		At ambient	-55°C to +105°C	01	2.495	2.505	V
Reference <u>5</u> / temperature coefficient			+25°C	01	±10 t	ypical	ppm/ °C
Output impedance			+25°C	01	7.5 t	ypical	kΩ
Logic inputs <u>5</u> /							•
Input current		All digital inputs	-55°C to +105°C	01		±2	μA
Input low voltage	VINL	V _{DD} = 5 V	-55°C to +105°C	01		0.8	V
Input high voltage	VINH	V _{DD} = 5 V	-55°C to +105°C	01	2		V
Pin capacitance		DIN, SCLK, and SYNC	+25°C	01	3 ty	pical	pF
		LDAC and CLR			19 ty	/pical	

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14633
		REV	PAGE 6

Test	Symbol	Conditions <u>2</u> /	Temperature, T _A	Device type	Lir	nits	Unit
					Min	Max	
Power requirements							•
Power supply input	V _{DD}		-55°C to +105°C	01	4.5	5.5	V
Power supply current (normal mode) <u>6</u> /	I _{DD}	$V_{INH} = V_{DD}$ and $V_{INL} = GND$					
Internal reference off		V _{DD} = 4.5 V to 5.5 V	-55°C to +105°C 01			0.45	mA
			+25°C		0.25 typical		
Internal reference on		V _{DD} = 4.5 V to 5.5 V	-55°C to +105°C	01		1	mA
			+25°C		0.8 typical		-
Power supply $\underline{7}$	IDD	$V_{DD} = 4.5 V \text{ to } 5.5 V,$	-55°C to +105°C	01		1	μA
current (all power down modes)		V _{INH} = V _{DD} and V _{INL} = GND	+25°C		0.48 typical		
AC characteristics	<u>4/ 5</u> /			1 1			
Slew rate	SR		+25°C	01	1.8 t	ypical	V/µs
Feedthrough							
Digital feedthrough			+25°C	01	0.1 t <u>y</u>	ypical	nV- sec
Reference feedthrough		VREFIN / VREFOUT = 2 V \pm 0.1 VP-P, frequency 10 Hz to 20 MHz	+25°C	01	-90 t	ypical	dB
Crosstalk							
Digital crosstalk			+25°C	01	0.1 t <u>y</u>	ypical	nV- sec
Analog crosstalk		External reference	+25°C	01 1 typic		pical	nV-
		Internal reference			4 ty	pical	sec
DAC to DAC crosstalk		External reference	+25°C	01	1 ty	pical	nV-
		Internal reference			4 ty	pical	sec
Multiplying bandwidth		$V_{REFIN} / V_{REFOUT} = 2 V \pm 0.1 V_{P-P}$	+25°C	01	340 t	ypical	kHz

TABLE I. Electrical performance characteristics – Continued. 1/

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14633	
		REV	PAGE 7	

Test	Symbol	Conditions <u>2</u> /	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
AC characteristics - cont	tinued. <u>4/5</u>	1	·				
Total harmonic distortion		$V_{REFIN} / V_{REFOUT} = 2 V \pm 0.1 V_{P-P},$ frequency = 10 kHz	+25°C	01	-80 typical		dB
Output characteristics							
Digital to analog glitch impulse		1 LSB change around major carry	+25°C	01	10 ty	/pical	nV- sec
Output voltage		1/4 to 3/4 scale settling to \pm 0.5 LSB	-55°C to +105°C	01		4.5 μs	μS
settling time			+25°C		3 ty	pical	1
Output noise spectral		DAC code = midscale, 1 kHz	+25°C	01	120 t	ypical	nV / √Hz
density		DAC code = midscale, 10 kHz				100 typical	
Output noise		0.1 Hz to 10 Hz	+25°C	01	15ty	pical	μVp-p
Timing characteristics. 5	<u>/ 8</u> / See fig	ure 3.					
SCLK cycle time 9/	t ₁		-55°C to +105°C	01	20		ns
SCLK high time	t ₂		-55°C to +105°C	01	9		ns
SCLK low time	t3		-55°C to +105°C	01	9		ns
SYNC to SCLK falling edge setup time	t4		-55°C to +105°C	01	13		ns
Data setup time	t5		-55°C to +105°C	01	5		ns
Data hold time	t ₆		-55°C to +105°C	01	5		ns
SCLK falling edge to SYNC rising edge	t7		-55°C to +105°C	01	0		ns
Minimum SYNC	t ₈		-55°C to +105°C	01	15		ns
SYNC rising edge to SCLK fall ignore	tg		-55°C to +105°C	01	13		ns
SCLK falling edge to SYNC fall ignore	t ₁₀		-55°C to +105°C	01	0		ns

TABLE I. Electrical performance characteristics - Continued. 1/

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14633
		REV	PAGE 8

Test	Symbol	Conditions 2/	Temperature, T _A	Device Lin type		nits	Unit
					Min	Max	
Timing characteristics – continued. <u>5</u> / <u>8</u> / See figure 3.							
LDAC pulse width low	t ₁₁		-55°C to +105°C	01	10		ns
SCLK falling edge to	t ₁₂		-55°C to +105°C	01	15		ns
CLR pulse width low	t ₁₃		-55°C to +105°C	01	5		ns
SCLK falling edge to	t ₁₄		-55°C to +105°C	01	0		ns
CLR pulse activation time	t ₁₅		-55°C to +105°C	01		300	ns

TABLE I. Electrical performance characteristics - Continued. 1/

- <u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- <u>2</u>/ Unless otherwise specified, $V_{DD} = 4.5 \text{ V}$ to 5.5 V, $R_L = 2 \text{ k}\Omega$ to GND, $C_L = 200 \text{ pF}$ to GND, $V_{REFIN} / V_{REFOUT} = V_{DD}$, all specifications at -55°C to +105°C and typical at +25°C.
- 3/ Linearity calculated using a reduced code range: code 32 to code 4064. Output unloaded.
- 4/ See terminology section in the manufacturer's data sheet.
- 5/ Guaranteed by design and characterization, but not production tested.
- 6/ Interface inactive. All DACs active. DAC outputs unloaded.
- 7/ Both DACs powered down.
- <u>8</u>/ All input signals are specified, with $t_R = t_F = 1 \text{ ns/V} (10\% \text{ to } 90\% \text{ of } V_{DD})$ and timed from a voltage level of $(V_{INL} + V_{INH}) / 2$. Unless otherwise specified, $V_{DD} = 4.5 \text{ V}$ to 5.5 V and all specifications at -55°C to +105°C.
- <u>9</u>/ Maximum SCLK frequency is 50 MHz at V_{DD} = 2.7 V to 5.5 V.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14633
		REV	PAGE 9




FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14633	
		REV	PAGE 10	

Case X

Case X - continued

		Dimensions					
Symbol	Inches			mbol Inches Millimeters			
	Minimum	Medium	Maximum	Minimum	Medium	Maximum	
А			0.043			1.10	
A1	0.0019		0.0059	0.05		0.15	
A2	0.029	0.033	0.037	0.75	0.85	0.95	
b	0.0059		0.012	0.15		0.33	
с	0.0051		0.009	0.13		0.23	
D	0.114	0.118	0.122	2.90	3.00	3.10	
E	0.114	0.118	0.122	2.90	3.00	3.10	
E1	0.183	0.192	0.202	4.65	4.90	5.15	
е	0.019 BSC			0.050 BSC			
L	0.015	0.021	0.027	0.40	0.55	0.70	

NOTES:1. Controlling dimensions are millimeter, inch dimensions are given for reference only.2. Falls within reference to JEDEC MO-187-BA.


FIGURE 1. Case outline - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	NO. DWG NO. V62/14633	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 11	

Device type		01
Case outline		X
Terminal number	Terminal symbol	Description
1	V _{OUT} A	Analog output voltage from DAC A. The output amplifier has rail to rail operation.
2	V _{OUT} B	Analog output voltage from DAC B. The output amplifier has rail to rail operation.
3	GND	Ground. Reference point for all circuitry on the device.
4	LDAC	Load DAC. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows simultaneous update of all DAC outputs. Alternatively., this pin can be tied permanently low.
5	CLR	Asynchronous clear input. The CLR input is falling edge sensitive. While CLR is low, all LDAC pulses are ignored. When CLR is activated, zero scale is loaded to all input and DAC registers. This clears the output to 0 V. The device exits clear code mode on the 24th falling edge of the next write to the device. If CLR is activated during a write sequence, the write is aborted.
6	SYNC	Level triggered control input (active low). This is the frame synchronization signal for the input data. When \overline{SYNC} goes low, it enables the input shift register, and data is transferred in on the falling edges of the following clocks. The DAC is updated following the 24th clock cycle unless \overline{SYNC} is taken high before this edge, in which case the rising edge of \overline{SYNC} act as an interrupt and the write sequence is ignored by the DAC.
7	SCLK	Serial clock input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz.
8	DIN	Serial data input. This device has a 24 bit input shift register. Data is clocked into the register on the falling edge of the serial clock input.
9	V _{DD}	Power supply input. This device can be operated from 4.5 V to 5.5 V. Decouple the supply with a 10 μ F capacitor in parallel with a 0.1 μ F capacitor to GND.
10	Vrefin / Vrefout	Common reference input/reference output. When the internal reference is selected, this is the reference output pin. When using an external reference, this is the reference input pin. The default for this pin is a reference input.

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14633	
		REV	PAGE 12	



NOTES:

- 1. Asynchronous $\overline{\text{LDAC}}$ update mode.
- 2. Synchronous LDAC update mode.

FIGURE 3. Serial write operation waveforms.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14633
		REV	PAGE 13

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>http://www.landandmaritime.dla.mil/Programs/Smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Top side marking	Vendor part number
V62/14633-01XE	24355	DN9	AD5623RSRMZ-EP-5R7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: Raheen Business Park Limerick, Ireland

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14633
		REV	PAGE 14