




1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance quad, 16-bit DAC with 5 ppm/°C on-chip reference in 14-lead TSSOP microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	AD5666 -EP	Quad, 16-bit DAC with 5 ppm/°C on-chip reference in 14-lead TSSOP

1.2.2 Case outline(s). The case outlines are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>Package style</u>
X	14	Thin Shrink Small Outline Package (TSSOP)

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
Z	Other

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/14626</b>
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

V <sub>DD</sub> to GND .....	-0.3 V to +7 V
Digital input voltage to GND .....	-0.3 V to V <sub>DD</sub> + 0.3 V
V <sub>OUT</sub> to GND .....	-0.3 V to V <sub>DD</sub> + 0.3 V
V <sub>REFIN</sub> /V <sub>REFOUT</sub> to GND .....	-0.3 V to V <sub>DD</sub> + 0.3 V
Operating temperature range: .....	-55°C to +125°C
Storage temperature range .....	-65°C to 150°C
Junction temperature, (T <sub>J MAX</sub> ) .....	150°C
Case outline X (TSSOP):	
Power dissipation .....	(T <sub>J MAX</sub> - T <sub>A</sub> )/θ <sub>JA</sub>
Thermal impedance (θ <sub>JA</sub> ) .....	150.4°C/W
Reflow soldering peak temperature	
SnPb .....	240°C
Pb free .....	260°C

2. APPLICABLE DOCUMENTS

No Applicable document available.

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

1/ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14626</b>
		REV	PAGE 3

3.5 Diagrams.

- 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.
- 3.5.3 Functional block diagram. The functional block diagram shall be as shown in figure 3.
- 3.5.4 Load Circuit for Digital Output (SDO) Timing Specifications. The Load Circuit for Digital Output (SDO) Timing Specifications shall be as shown in figure 4.
- 3.5.5 Serial Write Operation. The Serial Write Operation shall be as shown in figure 5.
- 3.5.6 Daisy-chain timing diagram. The Daisy-chain timing diagram shall be as shown in figure 6.
- 3.5.7 INL. The INL shall be as shown in figure 7.
- 3.5.8 DNL. The DNL shall be as shown in figure 8.
- 3.5.9 Gain Error and Full Scale Error vs Temperature. The Gain Error and Full Scale Error vs Temperature shall be as shown in figure 9.
- 3.5.10 Zero Scale Error and Offset Error vs Temperature. The Zero Scale Error and Offset Error vs Temperature shall be as shown in figure 10.
- 3.5.11 Digital to Analog Glitch impulse. The Digital to Analog Glitch impulse shall be as shown in figure 11.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14626</b>
		REV	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Test conditions 2/	B Grade 3/			Unit
		Min	Typ	Max	
<b>STATIC PERFORMANCE</b> 4/					
Resolution		16			Bits
Relative Accuracy	See FIGURE 7			±21	LSB
Differential Nonlinearity	Guaranteed monotonic by design (see FIGURE 8)			±1	
Zero-Code Error	All 0s loaded to DAC register (see FIGURE 10)		1	14	mV
Zero-Code Error Drift			±2		µV/°C
Full-Scale Error	All 1s loaded to DAC register (see FIGURE 9)		-0.2	-1	% FSR
Gain Error				±1	
Gain Temperature Coefficient	Of FSR/°C		±2.5		ppm
Offset Error			±1	±14	mV
DC Power Supply Rejection Ratio	$V_{DD} \pm 10\%$		-80		dB
DC Crosstalk (External Reference)	Due to full-scale output change, $R_L = 2\text{ k}\Omega$ to GND or $V_{DD}$		10		µV
	Due to load current change		5		µV/mA
	Due to powering down (per channel)		10		µV
DC Crosstalk (Internal Reference)	Due to full-scale output change, $R_L = 2\text{ k}\Omega$ to GND or $V_{DD}$		25		µV
	Due to load current change		10		µV/mA
<b>OUTPUT CHARACTERISTICS</b> 5/					
Output Voltage Range		0		$V_{DD}$	V
Capacitive Load Stability	$R_L = \infty$		2		nF
	$R_L = 2\text{ k}\Omega$		10		
DC Output Impedance			0.5		Ω
Short-Circuit Current	$V_{DD} = 5\text{ V}$		30		mA
Power-Up Time	Coming out of power-down mode $V_{DD} = 5\text{ V}$		4		µs
<b>REFERENCE INPUTS</b>					
Reference Input Voltage			$V_{DD}$		V
Reference Current	$V_{REF} = V_{DD} = 5.5\text{ V}$		20	55	µA
Reference Input Range		0		$V_{DD}$	V
Reference Input Impedance	Per DAC channel		14.6		kΩ
<b>REFERENCE OUTPUTS</b> 5/					
Output Voltage	At ambient	2.495		2.505	V
Reference Temperature Coefficient 5/			±5		ppm/°C
Reference Output Impedance			7.5		kΩ

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14626</b>
		<b>REV</b>	<b>PAGE 5</b>

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions <u>2/</u>	Limits			Unit
			Min	Typ	Max	
<b>LOGIC INPUTS</b> <u>5/</u>						
Input Current		All digital inputs			±3	µA
Input Low Voltage	V <sub>INL</sub>	V <sub>DD</sub> = 5 V			0.8	V
Input High Voltage	V <sub>INH</sub>	V <sub>DD</sub> = 5 V	2			V
Pin Capacitance				3		pF
<b>LOGIC OUTPUTS (SDO)</b> <u>5/</u>						
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 2 mA			0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>SOURCE</sub> = 2 mA	V <sub>DD</sub> - 1			
High Impedance Leakage Current					±0.25	µA
High Impedance Output Capacitance				2		pF
<b>POWER REQUIREMENTS</b>						
V <sub>DD</sub>		All digital inputs at 0 or V <sub>DD</sub> , DAC active, excludes load current	4.5		5.5	V
I <sub>DD</sub> (Normal Mode) <u>6/</u>	Internal reference off	V <sub>IH</sub> = V <sub>DD</sub> and V <sub>IL</sub> = GND, V <sub>DD</sub> = 4.5 V to 5.5 V		0.7	0.9	mA
	Internal reference on			1.3	1.6	
I <sub>DD</sub> (All Power-Down Modes) <u>7/</u>		V <sub>IH</sub> = V <sub>DD</sub> and V <sub>IL</sub> = GND, V <sub>DD</sub> = 4.5 V to 5.5 V		0.4	1	µA
<b>AC characteristics</b> <u>5/ 8/</u>						
Output Voltage Settling Time		¼ to ¾ scale settling to ±2 LSB		6	10	µs
Slew Rate				1.5		V/µs
Digital-to-Analog Glitch Impulse		1 LSB change around major carry (see FIGURE 11)		4		nV-sec
Reference Feedthrough		V <sub>REF</sub> = 2 V ± 0.1 V p-p, frequency = 10 Hz to 20 MHz		-90		dB
SDO Feedthrough		Daisy-chain mode; SDO load is 10 pF		3		nV-sec
Digital Feedthrough				0.1		
Digital Crosstalk				0.5		
Analog Crosstalk				2.5		
DAC-to-DAC Crosstalk				3		
Multiplying Bandwidth		V <sub>REF</sub> = 2 V ± 0.2 V p-p		340		kHz
Total Harmonic Distortion		V <sub>REF</sub> = 2 V ± 0.1 V p-p, frequency = 10 kHz		-80		dB
Output Noise Spectral Density		DAC code = 0x8400, 1 kHz		120		nV/√Hz
		DAC code = 0x8400, 10 kHz		100		
Output Noise		0.1 Hz to 10 Hz		15		µV p-p

See footnote at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14626</b>
		REV	PAGE 6


TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Test conditions <u>9/</u>	Limits			Unit
			Min	Typ	Max	
<b>Timing characteristics</b>						
SCLK cycle time	t <sub>1</sub>	<u>10/</u>	20			ns
SCLK high time	t <sub>2</sub>		8			
SCLK low time	t <sub>3</sub>		8			
$\overline{\text{SYNC}}$ to-SCLK falling edge setup time	t <sub>4</sub>		13			
Data setup time	t <sub>5</sub>		4			
Data hold time	t <sub>6</sub>		4			
SCLK falling edge to $\overline{\text{SYNC}}$ rising edge	t <sub>7</sub>		0			
Minimum $\overline{\text{SYNC}}$ high time	t <sub>8</sub>		15			
$\overline{\text{SYNC}}$ rising edge to SCLK fall ignore	t <sub>9</sub>		13			
SCLK falling edge to $\overline{\text{SYNC}}$ fall ignore	t <sub>10</sub>		0			
$\overline{\text{LDAC}}$ pulse width low	t <sub>11</sub>		10			
SCLK falling edge to $\overline{\text{LDAC}}$ rising edge	t <sub>12</sub>		15			
$\overline{\text{CLR}}$ pulse width low	t <sub>13</sub>		5			
SCLK falling edge to $\overline{\text{LDAC}}$ falling edge	t <sub>14</sub>		0			
$\overline{\text{CLR}}$ pulse activation time	t <sub>15</sub>			300		
SCLK rising edge to SDO valid	t <sub>16</sub>	<u>11/</u>			22	
SCLK falling edge to $\overline{\text{SYNC}}$ rising edge	t <sub>17</sub>	<u>11/</u>	5			
$\overline{\text{SYNC}}$ rising edge to SCLK rising edge	t <sub>18</sub>	<u>11/</u>	8			
$\overline{\text{SYNC}}$ rising edge to $\overline{\text{LDAC}}$ falling edge	t <sub>19</sub>	<u>11/</u>	0			

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/  $V_{DD} = 4.5\text{ V to }5.5\text{ V}$ ,  $R_L = 2\text{ k}\Omega$  to GND,  $C_L = 200\text{ pF}$  to GND,  $V_{REFIN} = V_{DD}$ . All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.
- 3/ Temperature range is  $-40^\circ\text{C}$  to  $+105^\circ\text{C}$ , typical at  $25^\circ\text{C}$ .
- 4/ Temperature range is  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ , typical at  $25^\circ\text{C}$ . Linearity calculated using a reduced code range of 512 to 65,024. Output unloaded.
- 5/ Guaranteed by design and characterization; not production tested.
- 6/ Interface inactive. All DACs active. DAC outputs unloaded.
- 7/ All four DACs powered down.
- 8/ Temperature range is  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ , typical at  $25^\circ\text{C}$ .
- 9/ All input signals are specified with  $t_r = t_f = 1\text{ ns/V}$  (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . See FIGURE 5 and FIGURE 6.  $V_{DD} = 2.7\text{ V to }5.5\text{ V}$ . All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.
- 10/ Maximum SCLK frequency is 50 MHz at  $V_{DD} = 2.7\text{ V to }5.5\text{ V}$ . Guaranteed by design and characterization; not production tested.
- 11/ Daisy-chain mode only.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14626</b>
		REV	PAGE 7

Case X



Dimensions					
Symbol	Millimeters		Symbol	Millimeters	
	Min	Max		Min	Max
A		1.20	D	4.90	5.10
A1	0.05	0.15	E	4.30	4.50
A2	0.08	1.05	E1	6.40 BSC	
b	0.19	0.30	e	0.65 BSC	
c	0.09	0.20	L	0.45	0.75

**NOTES:**

1. All linear dimensions are in millimeters.

FIGURE 1. Case outline.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14626</b>
		<b>REV</b>	<b>PAGE 8</b>

Case outline X			
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	LDAC	14	SCLK
2	SYNC	13	DIN
3	V <sub>DD</sub>	12	GND
4	V <sub>OUTA</sub>	11	V <sub>OUTB</sub>
5	V <sub>OUTC</sub>	10	V <sub>OUTD</sub>
6	POR	9	CLR
7	V <sub>REFIN</sub> /V <sub>REFOUT</sub>	8	SDO

FIGURE 2. Terminal connections.




FIGURE 3. Functional block diagram.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14626</b>
		REV	PAGE 9





FIGURE 4. Load Circuit for Digital Output (SDO) Timing Specifications.



NOTES:

1. Asynchronous LDAC update mode.
2. Synchronous LDAC update mode

FIGURE 5. Serial Write Operation.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14626</b>
		REV	PAGE 10




FIGURE 6. Daisy-chain timing diagram.




FIGURE 7. INL.

<p align="center"><b>DLA LAND AND MARITIME COLUMBUS, OHIO</b></p>	<p align="center"><b>SIZE A</b></p>	<p align="center"><b>CODE IDENT NO. 16236</b></p>	<p align="center"><b>DWG NO. V62/14626</b></p>
		<p align="center">REV</p>	<p align="center">PAGE 11</p>




FIGURE 8. DNL.




FIGURE 9. Gain Error and Full Scale Error vs Temperature.

<p align="center"><b>DLA LAND AND MARITIME COLUMBUS, OHIO</b></p>	<p align="center"><b>SIZE A</b></p>	<p align="center"><b>CODE IDENT NO. 16236</b></p>	<p align="center"><b>DWG NO. V62/14626</b></p>
		<p align="center">REV</p>	<p align="center">PAGE 12</p>




FIGURE 10. Zero Scale Error and Offset Error vs Temperature.




FIGURE 11. Digital to Analog Glitch impulse.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	SIZE <b>A</b>	CODE IDENT NO. <b>16236</b>	DWG NO. <b>V62/14626</b>
		REV	PAGE 13

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <http://www.landandmaritime.dla.mil/Programs/Smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Vendor part number
V62/14626-01XB	24355	AD5666SRU-EP-2RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices  
 1 Technology Way  
 P.O. Box 9106  
 Norwood, MA 02062-9106

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/14626</b>
		REV	PAGE 14