LTR DESCRIPTION DATE		APPR	OVED	
Prepared in accordance with ASME Y14.24	Vendor	item dı	rawing	
REV				<u> </u>
PAGE				
REV				
PAGE				
DEV.				
NEV STATUS	3 14	15		
				1
RICK OFFICER COLUMBUS, OHIO	43218-	-3990		
http://www.landandma				
Original date of drawing YY-MM-DD CHECKED BY RAJESH PITHADIA				
MICROCIRCUIT, DIGITAL-LIN	EAR, C	CMOS	S, 8-B	BIT,
13-06-17 APPROVED BY CHARLES F. SAFFLE BUFFERED MULTIPLYING DIG			ANAL(UG
SIZE CODE IDENT. NO. DWG NO.		, i N		
A 16236 V62/126	50			
7 10230				
REV PAGE 1 OF 15				

AMSC N/A 5962-V103-12

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance CMOS, 8 bit, buffered multiplying digital to analog converter microcircuit, with an operating temperature range of -55°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

 V62/12659
 01
 X
 B

 Drawing number
 Device type (See 1.2.1)
 Case outline (See 1.2.2)
 Lead finish (See 1.2.3)

1.2.1 Device type(s).

Device typeGenericCircuit function01AD7524CMOS, 8 bit, buffered multiplying digital to analog converter

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as specified herein.

 Outline letter
 Number of pins
 JEDEC PUB 95
 Package style

 X
 16
 MS-012-AC
 Plastic small outline package

1.2.3 <u>Lead finishes</u>. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator

A Hot solder dip
B Tin-lead plate
C Gold plate
D Palladium
E Gold flash palladium
Z Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/12659	
		REV	PAGE 2	

1.3 Absolute maximum ratings. 1/

Supply voltage range (V _{DD}) to ground (GND)	
DAC feedback resistor (V _{RFEEDBACK}) to GND	±25 V
DAC reference voltage input (V _{REF}) to GND	±25 V
Digital input voltage to GND	0.3 V to V _{DD} + 0.3 V
DAC current output (OUT1), DAC analog ground (OUT2) to GND	0.3 V to V _{DD} + 0.3 V
To 75°C	. 450 mW
Derates above 75°C by	6 mW/°C
Storage temperature range (T _{STG})	65°C to +150°C
Lead temperature (soldering, 10 seconds)	300°C
1.4 Recommended operating conditions. 2/	
Operating free-air temperature range (T _A)	55°C to +125°C
1.5 <u>Thermal characteristics</u> .	
Thermal resistance, junction to case (θ_{JC})	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 3

Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http://www.jedec.org)

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
 - A. Manufacturer's name, CAGE code, or logo
 - B. Pin 1 identifier
 - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.
 - 3.5 Diagrams.
 - 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
 - 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
 - 3.5.3 <u>Timing waveforms</u>. The timing waveforms shall be as shown in figure 3.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/12659	
		REV	PAGE 4	

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions V _{REF} = 10 V,	Temperature,	Device type	Lir	nits	Unit
		V _{OUT1} = V _{OUT2} = 0 V, unless otherwise specified	,		Min	Max	
Static performance.			•				
Resolution		V _{DD} = 5 V and 15 V	25°C	01	8		Bits
			-55°C to +125°C		8		
Relative accuracy		V _{DD} = 5 V and 15 V	25°C	01		±1/2	LSB
			-55°C to +125°C			±1/2	
Monotonicity				01	Guara	anteed	
Gain error 2/	AE	V _{DD} = 5 V	25°C	01		±2 1/2	LSB
		V _{DD} = 15 V				±1 1/4	
		V _{DD} = 5 V	-55°C to +125°C			±3 1/2	
		V _{DD} = 15 V				±1 1/2	
Average gain 3/ temperature coefficient		V _{DD} = 5 V	25°C	01	±40		ppm/ °C
(Measured from 25°C to -55°C or		V _{DD} = 15 V			±10		
from 25°C to +125°C)		V _{DD} = 5 V	-55°C to +125°C		±40		
		V _{DD} = 15 V			±10		
DC supply rejection 3/	∆Gain/	$V_{DD} = 5 \text{ V}, \Delta V_{DD} = \pm 10\%$	25°C	01		0.08	%FSR/
	ΔV_{DD}				0.002	typical	%max
		V _{DD} = 15 V, ΔV _{DD} = ±10%				0.02	=
					0.001 typical		=
		$V_{DD} = 5 \text{ V}, \Delta V_{DD} = \pm 10\%$	-55°C to +125°C			0.16	-
					0.01	typical	
		V _{DD} = 15 V, ΔV _{DD} = ±10%				0.04	
					0.005	typical	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 5

TABLE I. $\underline{\text{Electrical performance characteristics}}$ – Continued. $\underline{1}/$

Test	Symbol	Symbol Conditions V _{REF} = 10 V,		Temperature,	Device type	Lin	nits	Unit
		V _{OUT1} = V _{OUT}	V _{OUT1} = V _{OUT2} = 0 V, unless otherwise specified			Min	Max	
Static performance – con	ntinued.							
Output leakage current, pin 1	I _{OUT1}	DB0 to DB7 = 0 V,	V _{DD} = 5 V	25°C	01		±50	nA
Part 1		\overline{WR} , \overline{CS} = 0 V,	V _{DD} = 15 V				±50	
		V _{REF} = ±10 V	V _{DD} = 5 V	-55°C to +125°C			±400	
			V _{DD} = 15 V				±200	
Output leakage current, pin 2	I _{OUT2}	DB0 to DB7 = V_{DD} ,	V _{DD} = 5 V	25°C	01		±50	nA
P 2		$\overline{\text{WR}}$, $\overline{\text{CS}}$ = 0 V,	V _{DD} = 15 V				±50	
		V _{REF} = ±10 V	V _{DD} = 5 V	-55°C to +125°C			±400	
			V _{DD} = 15 V				±200	
Dynamic performance.	•							
Output current 3/ settling time		OUT1 load = 100 Ω ,	V _{DD} = 5 V	25°C	01		400	ns
(to 1/2 LSB)		C _{EXT} = 13 pF,	V _{DD} = 15 V				250	
		$\overline{\text{WR}}$, $\overline{\text{CS}}$ = 0 V,	V _{DD} = 5 V	-55°C to +125°C			500	
		DB0 to DB7 = 0 V to V _{DD} to 0 V,	V _{DD} = 15 V				350	
AC feedthrough at 3/ at OUT1		V _{REF} = ±10 V,	V _{DD} = 5 V	25°C	01		0.25	%FSR
at 5011		100 kHz sine wave,	V _{DD} = 15 V				0.25	
		DB0 to DB7 = 0 V,	V _{DD} = 5 V	-55°C to +125°C			0.5	
		$\overline{\text{WR}}$, $\overline{\text{CS}}$ = 0 V,	V _{DD} = 15 V				0.5	
AC feedthrough at 3/ at OUT2		V _{REF} = ±10 V,	V _{DD} = 5 V	25°C	01		0.25	%FSR
a. 0012		100 kHz sine wave,	V _{DD} = 15 V			_	0.25	
		DB0 to DB7 = 0 V,	V _{DD} = 5 V	-55°C to +125°C			0.5	
		$\overline{\text{WR}}$, $\overline{\text{CS}}$ = 0 V,	V _{DD} = 15 V				0.5	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 6

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions V _{REF} = 10 V,	Temperature,	Device type	Lir	nits	Unit
Vout		V _{OUT1} = V _{OUT2} = 0 V, unless otherwise specified			Min	Max	
Reference input.			•				
Reference input 4/	R _{IN}	V _{DD} = 5 V and 15 V	25°C	01	5	20	kΩ
(V _{REF} pin to GND)			-55°C to +125°C		5	20	
Analog outputs.	1		-	•		•	
Output capacitance 3/	COUT1	V _{DD} = 5 V and 15 V,	25°C	01		120	pF
	(pin 1)	DB0 to DB7 = V _{DD} ,	-55°C to +125°C			120	
	COUT2	\overline{WR} , $\overline{CS} = 0 V$,	25°C			30	
	(pin 2)		-55°C to +125°C	•		30	
	COUT1	V _{DD} = 5 V and 15 V,	25°C			30	
	(pin 1)	DB0 to DB7 = 0 V,	-55°C to +125°C			30	
	COUT2	$\overline{\text{WR}}$, $\overline{\text{CS}}$ = 0 V,	25°C			120	
	(pin 2)		-55°C to +125°C			120	
Digital inputs.							
Input high voltage requirement	V _{IH}	V _{DD} = 5 V	25°C	01	2.4		V
roquiroment		V _{DD} = 15 V			13.5		
		V _{DD} = 5 V	-55°C to +125°C		2.4		
		V _{DD} = 15 V			13.5		
Input low voltage requirement	V _{IL}	V _{DD} = 5 V	25°C	01		0.8	V
requirement	V _{DD} = 15 V				1.5]	
		V _{DD} = 5 V	-55°C to +125°C			0.5	
		V _{DD} = 15 V				1.5	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 7

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions V _{REF} = 10 V, V _{OUT1} = V _{OUT2} = 0 V, unless otherwise specified		Temperature,	Device type	Lin	nits	Unit
						Min	Max	
Digital inputs - continued	i.			·				
Input current	I _{IN}	V _{DD} = 5 V, V _{IN} =	0 V or V _{DD}	25°C	01		±1	μΑ
		V _{DD} = 15 V, V _{IN}	= 0 V or V _{DD}				±1	
		V _{DD} = 5 V, V _{IN} =	: 0 V or V _{DD}	-55°C to +125°C			±10	
		V _{DD} = 15 V, V _{IN}	= 0 V or V _{DD}				±10	
Input capacitance 3/	C _{IN}	V _{DD} = 5 V and 15 V, V _{IN} = 0 V,		25°C	01		5	pF
		DB0 to DB7	DB0 to DB7				5	
		V _{DD} = 5 V and 15	5 V, V _{IN} = 0 V,	25°C			20	
		WR, CS		-55°C to +125°C			20	
Switching characteristics	S.	See figure 3.		-			J	
Chip select to write <u>5/</u> setup time	tcs	t _{WR} = t _{CS}	V _{DD} = 5 V	25°C	01	170		ns
cotap umo			V _{DD} = 15 V			100		
			V _{DD} = 5 V	-55°C to +125°C		240		
			V _{DD} = 15 V			150		
Chip select to write hold time	tCH	V _{DD} = 5 V and 15	5 V	25°C	01	0		ns
noid time				-55°C to +125°C		0		
Write pulse width	t _{WR}	$t_{CS} \ge t_{WR}$	V _{DD} = 5 V	25°C	01	170		ns
		t _{CH} ≥ 0	V _{DD} = 15 V			100		
			V _{DD} = 5 V	-55°C to +125°C		240		
			V _{DD} = 15 V			150		

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 8

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions V _{REF} = 10 V,		Temperature,	Device type	Lin	nits	Unit
		VOUT1 = VO	0UT2 = 0 V,			Min	Max	
Switching characteristic	s - continued	I. See figure 3						•
Data setup time	t _{DS}	V _{DD} = 5 V		25°C	01	135		ns
		V _{DD} = 15 V				60		
		V _{DD} = 5 V		-55°C to +125°C		170		
		V _{DD} = 15 V				100		
Data hold time	tDH	V _{DD} = 5 V and 15 V	V	25°C	01	10		ns
				-55°C to +125°C		10		
Power supply	•						•	
Power supply current	I _{DD}	All digital inputs	V _{DD} = 5 V	25°C	01		1	mA
		V _{IL} or V _{IH}	V _{DD} = 15 V				2	
			V _{DD} = 5 V	-55°C to +125°C			2	
			V _{DD} = 15 V				2	
		All digital inputs	V _{DD} = 5 V	25°C			100	μА
		0 V or V _{DD}	V _{DD} = 15 V				100	
			V _{DD} = 5 V	-55°C to +125°C			500	
			V _{DD} = 15 V				500	

^{1/} Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

- 2/ Gain error is measured using internal feedback resistor. Full scale range (FSR) = V_{REF}.
- 3/ Guaranteed not tested.
- 4/ DAC thin film resistor temperature coefficient is approximately 300 ppm/°C.
- 5/ AC parameter, sample tested at 25°C to ensure conformance to specification.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 9




FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 10

	Dimensions			
Symbol	Inc	hes	Millir	meters
	Min	Max	Min	Max
А	0.0531	0.0689	1.35	1.75
A1	0.0039	0.0098	0.10	0.25
b	0.0122	0.0201	0.31	0.51
С	0.0067	0.0098	0.17	0.25
D	0.3858	0.3937	9.80	10.00
E	0.1496	0.1575	3.80	4.00
E1	0.2283	0.2441	5.80	6.20
е	0.0500 BSC		1.27	7 BSC
L	0.0157	0.0500	0.40	1.27

NOTES:

- Controlling dimensions are millimeter, inch dimensions are given for reference only.
 Falls within reference to JEDEC MS-012-AC.

FIGURE 1. Case outline - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 11

Device type	01
Case outline	X
Terminal number	Terminal symbol
1	OUT1
2	OUT2
3	GND
4	DB7 (MSB)
5	DB6
6	DB5
7	DB4
8	DB3
9	DB2
10	DB1
11	DB0 (LSB)
12	CS
13	WR
14	V _{DD}
15	V _{REF}
16	RFEEDBACK


FIGURE 2. <u>Terminal connections</u>.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 12

Terminal symbol	Description
OUT1	DAC current output.
OUT2	DAC analog ground. This pin should normally be tied to the analog ground of the system.
GND	Ground.
DB7 (MSB) to DB0 (LSB)	Parallel data bit 7 to data bit 0.
CS	Chip select input. Active low. Used in conjunction with $\overline{\rm WR}$ to load parallel data to the input latch.
WR	Write. When low, use in conjunction with $\overline{\text{CS}}$ to load parallel data.
V _{DD}	Positive power supply input. These parts can be operated with a supply of 5 V.
V _{REF}	DAC reference voltage input terminal.
RFEEDBACK	DAC feedback resistor pin. Establish voltage output of the DAC by connecting to external amplifier output.

FIGURE 2. <u>Terminal connections</u> - continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 13



NOTES:

- 1. All input signal rise and fall times measured from 10% to 90% of V_{DD} . $V_{DD} = 5 \text{ V}$, $t_R = t_F = 20 \text{ ns}$; $V_{DD} = 15 \text{ V}$, $t_R = t_F = 40 \text{ ns}$.
- 2. Timing measurement reference level is $(V_{IH} + V_{IL}) / 2$.
- 3. $t_{DS} + t_{DH}$ is approximately constant at 145 ns minimum at 25°C, $V_{DD} = 5$ V and $t_{WR} = 170$ ns minimum. The device is specified for a minimum t_{DH} of 10 ns. However, in applications where $t_{DH} > 10$ ns, t_{DS} may be reduced accordingly up to the limit $t_{DS} = 65$ ns, $t_{DH} = 80$ ns.

FIGURE 3. Timing waveforms.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 14

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6. NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number
V62/12659-01XB	24355	AD7524SRZ-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

<u>CAGE code</u> <u>Source of supply</u>

24355 Analog Devices

Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062

Point of contact: Raheen Business Park

Limerick, Ireland

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12659
		REV	PAGE 15