资料介绍
54LS138/DM54LS138/DM74LS138,
54LS139/DM54LS139/DM74LS139
Decoders/Demultiplexers
General Description
These Schottky-clamped circuits are designed to be used in
high-performance memory-decoding or data-routing applications,
requiring very short propagation delay times. In
high-performance memory systems these decoders can be
used to minimize the effects of system decoding. When
used with high-speed memories, the delay times of these
decoders are usually less than the typical access time of the
memory. This means that the effective system delay introduced
by the decoder is negligible.
The LS138 decodes one-of-eight lines, based upon the conditions
at the three binary select inputs and the three enable
inputs. Two active-low and one active-high enable inputs
reduce the need for external gates or inverters when expanding.
A 24-line decoder can be implemented with no external
inverters, and a 32-line decoder requires only one
inverter. An enable input can be used as a data input for
demultiplexing applications.
The LS139 comprises two separate two-line-to-four-line decoders
in a single package. The active-low enable input can
be used as a data line in demultiplexing applications.
All of these decoders/demultiplexers feature fully buffered
inputs, presenting only one normalized load to its driving
circuit. All inputs are clamped with high-performance
Schottky diodes to suppress line-ringing and simplify system
design.
Features
Y Designed specifically for high speed:
Memory decoders
Data transmission systems
Y LS138 3-to-8-line decoders incorporates 3 enable inputs
to simplify cascading and/or data reception
Y LS139 contains two fully independent 2-to-4-line decoders/
demultiplexers
Y Schottky clamped for high performance
Y Typical propagation delay (3 levels of logic)
LS138 21 ns
LS139 21 ns
Y Typical power dissipation
LS138 32 mW
LS139 34 mW
Y Alternate Military/Aerospace devices (54LS138,
54LS139) are available. Contact a National Semiconductor
Sales Office/Distributor for specifications.
54LS139/DM54LS139/DM74LS139
Decoders/Demultiplexers
General Description
These Schottky-clamped circuits are designed to be used in
high-performance memory-decoding or data-routing applications,
requiring very short propagation delay times. In
high-performance memory systems these decoders can be
used to minimize the effects of system decoding. When
used with high-speed memories, the delay times of these
decoders are usually less than the typical access time of the
memory. This means that the effective system delay introduced
by the decoder is negligible.
The LS138 decodes one-of-eight lines, based upon the conditions
at the three binary select inputs and the three enable
inputs. Two active-low and one active-high enable inputs
reduce the need for external gates or inverters when expanding.
A 24-line decoder can be implemented with no external
inverters, and a 32-line decoder requires only one
inverter. An enable input can be used as a data input for
demultiplexing applications.
The LS139 comprises two separate two-line-to-four-line decoders
in a single package. The active-low enable input can
be used as a data line in demultiplexing applications.
All of these decoders/demultiplexers feature fully buffered
inputs, presenting only one normalized load to its driving
circuit. All inputs are clamped with high-performance
Schottky diodes to suppress line-ringing and simplify system
design.
Features
Y Designed specifically for high speed:
Memory decoders
Data transmission systems
Y LS138 3-to-8-line decoders incorporates 3 enable inputs
to simplify cascading and/or data reception
Y LS139 contains two fully independent 2-to-4-line decoders/
demultiplexers
Y Schottky clamped for high performance
Y Typical propagation delay (3 levels of logic)
LS138 21 ns
LS139 21 ns
Y Typical power dissipation
LS138 32 mW
LS139 34 mW
Y Alternate Military/Aerospace devices (54LS138,
54LS139) are available. Contact a National Semiconductor
Sales Office/Distributor for specifications.
下载该资料的人也在下载
下载该资料的人还在阅读
更多 >
- 基于8051的Proteus仿真-74LS138译码器应用 42次下载
- 51单片机:74LS138译码实验 28次下载
- 74LS138高速的硅栅CMOS器件芯片学习参考手册 14次下载
- 74LS138译码器的Multisim仿真实例电路图免费下载 159次下载
- 74LS138译码器的应用程序和电路图免费下载 14次下载
- 74LS138译码器应用的仿真电路图免费下载 50次下载
- 74ls138中文资料免费下载 49次下载
- 74LS138英文手册 18次下载
- 74LS138 英版数据手册 0次下载
- 74LS138 33次下载
- 74ls138真值表_74ls138功能表 0次下载
- 74LS138译码器应用--基于8051+Proteus仿真 228次下载
- 74ls138二进制译码器 0次下载
- 74LS139/54LS139 pdf datasheet 37次下载
- 74LS138中文资料pdf 2376次下载
- 利用74LS138实现逻辑函数式Y的逻辑功能 1.4w次阅读
- 74LS138译码器实现流水灯的控制 4830次阅读
- 74hc138组成16线译码器的做法介绍 浅析74hc138译码器16线做法 2w次阅读
- 如何用74HC138译码器设计一个全加器? 详解74HC138设计全加器电路 11.2w次阅读
- 74hc138电路图汇总分析 74hc138在电路中的作用 2.6w次阅读
- 74LS00逻辑功能测试 5.8w次阅读
- 74ls138译码器的级联电路分析 8w次阅读
- 74ls138工作原理详解(引脚图及功能_参数_逻辑功能及应用电路) 79.7w次阅读
- 基于2片74LS138的单片机I/O口扩展分析 6278次阅读
- 用74ls138实现一位全减器 22.5w次阅读
- 用74ls138实现2位二进制乘法器 7.6w次阅读
- 用74ls138设计全加器 14.2w次阅读
- 74ls138和74ls20设计的三人表决器 9.2w次阅读
- 74ls138驱动数码管显示设计 3.5w次阅读
- 74hc138和74ls138的区别 4.2w次阅读
下载排行
本周
- 1RSA306B频谱分析仪技术资料汇总
- 未知 | 204次下载 | 免费
- 2RSA500A系列便携式频谱分析仪技术盘点
- 未知 | 157次下载 | 免费
- 3高幅度波形/ 函数发生器汽车、半导体、科学和工业应用测量剖析
- 未知 | 141次下载 | 免费
- 4直流无刷电机驱动与失速电流限制参考设计
- 10.6 MB | 30次下载 | 1 积分
- 5电动汽车同步快充慢充原理及测试的三种情况介绍
- 未知 | 30次下载 | 免费
- 6NI数据采集(DAQ)函数的应用
- 0.3 MB | 22次下载 | 免费
- 7保护新能源汽车电池使用寿命的六种措施
- 未知 | 18次下载 | 免费
- 8稀土激光材料的详述
- 0.1 MB | 11次下载 | 免费
本月
- 1RSA306B频谱分析仪技术资料汇总
- 未知 | 204次下载 | 免费
- 2RSA500A系列便携式频谱分析仪技术盘点
- 未知 | 157次下载 | 免费
- 3高幅度波形/ 函数发生器汽车、半导体、科学和工业应用测量剖析
- 未知 | 141次下载 | 免费
- 4直流无刷电机驱动与失速电流限制参考设计
- 10.6 MB | 30次下载 | 1 积分
- 5电动汽车同步快充慢充原理及测试的三种情况介绍
- 未知 | 30次下载 | 免费
- 6NI数据采集(DAQ)函数的应用
- 0.3 MB | 22次下载 | 免费
- 7保护新能源汽车电池使用寿命的六种措施
- 未知 | 18次下载 | 免费
- 8传感芯片选型指南
- 3.60 MB | 17次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935094次下载 | 免费
- 2开源硬件-PMP21529.1-4 开关降压/升压双向直流/直流转换器 PCB layout 设计
- 1.48MB | 420050次下载 | 免费
- 3Altium DXP2002下载入口
- 未知 | 233068次下载 | 免费
- 4电路仿真软件multisim 10.0免费下载
- 340992 | 191334次下载 | 免费
- 5十天学会AVR单片机与C语言视频教程 下载
- 158M | 183317次下载 | 免费
- 6labview8.5下载
- 未知 | 81569次下载 | 免费
- 7Keil工具MDK-Arm免费下载
- 0.02 MB | 73795次下载 | 免费
- 8NI LabVIEW中实现3D视觉的工具和技术
- 未知 | 70088次下载 | 免费
评论
查看更多