## LV8729V

## Bi-CMOS LSI

## PWM Constant-Current Control Stepper Motor Driver Application Note

## ON Semiconductor ${ }^{\text {® }}$

## Overview

The LV8729V is a PWM current-controlled micro step bipolar stepper motor driver.
This driver can do eight ways of micro step resolution of $1 / 128$ step from Full step, and can drive simply by the CLK input.

## Function

- Low voltage operation ( 2.5 V min)
- Low saturation voltage (upper transistor + lower transistor residual voltage; 0.40 V typ at 400 mA )
- Parallel connection (Upper transistor + lower transistor residual voltage; 0.5 V typ at 800 mA )
- Separate logic power supply and motor power supply
- Brake function
- Spark killer diodes built in
- Thermal shutdown circuit built in
- Compact package (14-pin MFP)


## Typical Applications

- Security camera
- Projector
- Stage Lighting
- Industrial Printer
- Compact package (14-pin MFP)


## Pin Assignment



## Package Dimensions

unit : mm (typ)
3333


Caution: The package dimension is a reference value, which is not a guaranteed value.

## Recommended Soldering Footprint



| Reference symbol | SSOP44K(275mil) |
| :---: | :---: |
| eE | 7.00 |
| e | 0.65 |
| b 3 | 0.32 |
| I 1 | 1.00 |
| X | $(4.7)$ |
| Y | $(3.5)$ |

(Unit:mm)

## Block Diagram



## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | VM max |  | 36 | V |
| Maximum output current | $\mathrm{I}_{0}$ max |  | 1.8 | A |
| Maximum logic input voltage | $V_{\text {IN }}$ max |  | 6 | V |
| Maximum VREF input voltage | VREF max |  | 6 | V |
| Maximum MO input voltage | $V_{\text {MO }}$ max |  | 6 | V |
| Maximum DOWN input voltage | $V_{\text {DOWN }}$ max |  | 6 | V |
| Allowable power dissipation | Pd max | * | 3.85 | W |
| Operating temperature | Topr |  | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Specified circuit board: $90.0 \mathrm{~mm} \times 90.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy 2 -layer board, with backside mounting

Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.
Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Recommended Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Supply voltage range | VM |  | 9 |  | 32 | V |
| Logic input voltage | $V_{\text {IN }}$ |  | 0 |  | 5 | V |
| VREF input voltage range | VREF |  | 0 |  | 3 | V |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VM}=24 \mathrm{~V}, \mathrm{VREF}=1.5 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Standby mode current drain | $\mathrm{I}_{\mathrm{Mst}}$ | ST = "L" |  | 70 | 100 | $\mu \mathrm{A}$ |
| Current drain | IM | ST = "H", OE = "H", no load |  | 3.3 | 4.6 | mA |
| Thermal shutdown temperature | TSD | Design guarantee | 150 | 180 | 200 | ${ }^{\circ} \mathrm{C}$ |
| Thermal hysteresis width | $\Delta T S D$ | Design guarantee |  | 40 |  | ${ }^{\circ} \mathrm{C}$ |
| Logic pin input current | $\mathrm{I}_{1} \mathrm{~N}^{\text {L }}$ | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | 3 | 8 | 15 | $\mu \mathrm{A}$ |
|  | ${ }_{1 \times}{ }^{\text {H }}$ | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | 30 | 50 | 70 | $\mu \mathrm{A}$ |
| Logic high-level input voltage | $\mathrm{V}_{\text {IN }} \mathrm{H}$ |  | 2.0 |  |  | V |
| Logic low-level input voltage | $\mathrm{V}_{\text {IN }} \mathrm{L}$ |  |  |  | 0.8 | V |
| Chopping frequency | Fch | Cosc1 $=100 \mathrm{pF}$ | 70 | 100 | 130 | kHz |
| OSC1 pin charge/discharge current | losc1 |  | 7 | 10 | 13 | $\mu \mathrm{A}$ |
| Chopping oscillation circuit threshold voltage | Vtup1 |  | 0.8 | 1 | 1.2 | V |
|  | Vtdown1 |  | 0.3 | 0.5 | 0.7 | V |
| VREF pin input voltage | Iref | $\mathrm{VREF}=1.5 \mathrm{~V}$ | -0.5 |  |  | $\mu \mathrm{A}$ |
| DOWN output residual voltage | $\mathrm{V}_{\mathrm{O}} 1$ DOWN | Idown $=1 \mathrm{~mA}$ |  | 40 | 100 | mV |
| MO pin residual voltage | $\mathrm{V}_{\mathrm{O}} 1 \mathrm{MO}$ | $1 \mathrm{mo}=1 \mathrm{~mA}$ |  | 40 | 100 | mV |
| Hold current switching frequency | Fdown | Cosc2 $=1500 \mathrm{pF}$ | 1.12 | 1.6 | 2.08 | Hz |
| Hold current switching frequency threshold voltage | Vtup2 |  | 0.8 | 1 | 1.2 | V |
|  | Vtdown2 |  | 0.3 | 0.5 | 0.7 | V |
| VREG1 output voltage | Vreg1 |  | 4.7 | 5 | 5.3 | V |
| VREG2 output voltage | Vreg2 | $\mathrm{V}_{\mathrm{M}}=24 \mathrm{~V}$ | 18 | 19 | 20 | V |
| Output on-resistance | Ronu | $\mathrm{I}_{\mathrm{O}}=1.8 \mathrm{~A}$, high-side ON resistance |  | 0.35 | 0.455 | $\Omega$ |
|  | Rond | $\mathrm{I}_{\mathrm{O}}=1.8 \mathrm{~A}$, low-side ON resistance |  | 0.3 | 0.39 | $\Omega$ |
| Output leakage current | Ioleak | $\mathrm{V}_{\mathrm{M}}=36 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| Diode forward voltage | VD | $\mathrm{I}_{\mathrm{D}}=-1.8 \mathrm{~A}$ |  | 1 | 1.4 | V |
| Current setting reference voltage | VRF | VREF $=1.5 \mathrm{~V}$, Current ratio 100\% | 0.285 | 0.3 | 0.315 | V |



Figure1 Standby Mode Current Drain vs VM Voltage



Figure5 VREG1 Output Voltage vs VM Voltage


Figure2 Current Drain vs VM Voltage


Figure4 VREF Pin Input Current vs VREF Voltage (VM=24V)


Figure6 VREG2 Output Voltage vs VM Voltage


Figure7 Output on Resistance vs Output Current (VM=24V)


Figure9 Diode Foward Voltage vs Diode Current


Figure8 Output on Resistance vs Temperature (VM=24V)


Figure10 Output Leakage Current vs VM Voltage

Pin Functions

| Pin No. | Pin Name | Pin Function | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 13 \\ 14 \end{gathered}$ | MD1 <br> MD2 <br> MD3 <br> OE <br> RST <br> FR <br> STP | Excitation mode switching pin <br> Excitation mode switching pin <br> Excitation mode switching pin <br> Output enable signal input pin <br> Reset signal input pin <br> Forward / Reverse signal input pin <br> Step clock pulse signal input pin |  |
| 6 | ST | Chip enable pin. |  |
| $\begin{gathered} 23,24 \\ 25 \\ 28,29 \\ 30,31 \\ 32,33 \\ 34,35 \\ 34,37 \\ 36 \\ 38,39 \\ 42 \\ 43,44 \end{gathered}$ | OUT2B <br> PGND2 <br> $V_{M}{ }^{2}$ <br> RF2 <br> OUT2A <br> OUT1B <br> RF1 <br> $V_{M}{ }^{1}$ <br> PGND1 <br> OUT1A | Channel 2 OUTB output pin. <br> Channel 2 Power system ground <br> Channel 2 motor power supply connection pin. <br> Channel 2 current-sense resistor connection pin. <br> Channel 2 OUTA output pin. <br> Channel 1 OUTB output pin. <br> Channel 1 current-sense resistor connection pin. <br> Channel 1 motor power supply pin. <br> Channel 1 Power system ground <br> Channel 1 OUTA output pin. |  |
| 21 | VREF | Constant-current control reference voltage input pin. |  |

Continued on next page.

LV8729V Application Note
Continued from preceding page.

| Pin No. | Pin Name | Pin Function | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| 3 | VREG2 | Internal regulator capacitor connection pin. |  |
| 5 | VREG1 | Internal regulator capacitor connection pin. |  |
| $\begin{aligned} & 18 \\ & 19 \\ & 20 \end{aligned}$ | EMO <br> DOWN <br> MO | Over-current detection alarm output pin. Holding current output pin. <br> Position detecting monitor pin. |  |
| $15$ $16$ | $\begin{aligned} & \text { OSC1 } \\ & \text { OSC2 } \end{aligned}$ | Copping frequency setting capacitor connection pin. Holding current detection time setting capacitor connection pin. |  |

## Reference describing operation

(1) Stand-by function

When ST pin is at low levels, the IC enters stand-by mode, all logic is reset and output is turned OFF. When ST pin is at high levels, the stand-by mode is released.
(2) STEP pin function

STEP input advances electrical angle at every rising edge (advances step by step).

| Input |  | Operating mode |
| :---: | :---: | :---: |
| ST | STP |  |
| Low | $*$ | Excitation step proceeds |
| High | Excitation step is kept |  |
| High | E | Enn |

STEP input MIN pulse width (common in H/L): 500ns (MAX input frequency: 1MHz)
However, constant current control is performed by PWM during chopping period, which is set by the capacitor connected between OSC1 and GND. You need to perform chopping more than once per step.
For this reason, for the actual STEP frequency, you need to take chopping frequency and chopping count into consideration.
For example, if chopping frequency is $50 \mathrm{kHz}(20 \mu \mathrm{~s})$ and chopping is performed twice per step, the maximum STEP frequency is obtained as follows: $f=1 /(20 \mu s \times 2)=25 \mathrm{kHz}$.
(3) Input timing


Figure 11. Input timing chart
TstepH/TstepL: Clock H/L pulse width (min 500ns)
Tds: Data set-up time (min 500ns)
Tdh : Data hold time (min 500ns)
(4) Excitation setting method

Set the micro step resolution setting as shown in the following table by setting MD1 pin, MD2 pin and MD3 pin.

| Input |  |  | Micro step <br> resolution | Excitation <br> mode | Initial position |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MD3 | MD2 |  |  | 2ch current |  |
| Low | Low | Low | Full Step | 2-phase | $100 \%$ | $-100 \%$ |
| Low | Low | High | Half Step | $1-2$ phase | $100 \%$ | $0 \%$ |
| Low | High | Low | Quarter Step | W1-2 phase | $100 \%$ | $0 \%$ |
| Low | High | High | $1 / 8$ Step | 2W1-2 phase | $100 \%$ | $0 \%$ |
| High | Low | Low | $1 / 16$ Step | 4W1-2 phase | $100 \%$ | $0 \%$ |
| High | Low | High | $1 / 32$ Step | 8W1-2 phase | $100 \%$ | $0 \%$ |
| High | High | Low | $1 / 64$ Step | $16 W 1-2$ phase | $100 \%$ | $0 \%$ |
| High | High | High | $1 / 128$ Step | 32W1-2 phase | $100 \%$ | $0 \%$ |

The initial position is also the default state at start-up and excitation position at counter-reset in each Micro step resolution.
(5) Position detection monitoring function

The MO position detection monitoring pin is of an open drain type.
When the excitation position is in the initial position, the MO output is placed in the ON state.
(Refer to "Examples of current waveforms in each of the excitation modes.")
(6) Output current setting

Output current is set shown below by the VREF pin (applied voltage) and a resistance value between RF1 (2) pin and GND.

IOUT = (VREF / 5) / RF1 (2) resistance

* The setting value above is a $100 \%$ output current in each micro step resolution.
(Example) When VREF $=1.1 \mathrm{~V}$ and RF1 (2) resistance is $0.22 \Omega$, the setting is shown below.

$$
\text { IOUT }=(1.1 \mathrm{~V} / 5) / 0.22 \Omega=1.0 \mathrm{~A}
$$

If VREF is open or the setting is out of the recommendation operating range, output current will increase and you cannot set constant current under normal condition. Hence, make sure that VREF is set in accordance with the specification.
However, if current control is not performed (if the IC is used without saturation drive or current limit) make sure that the setting is as follows: VREF=5V or VREF=VREG1
(7) Output enable function

When the OE pin is set Low, the output is forced OFF and goes to high impedance. However, the internal logic circuits are operating, so the excitation position proceeds when the STP is input. Therefore, when OE pin is returned to High, the output level conforms to the excitation position proceeded by the STP input.

| OE | Operating mode |
| :---: | :---: |
| High | Output ON |
| Low | Output OFF |



Figure 12. Output enable function timing chart
(8) Reset function

When the RST pin is set Low, the output goes to initial mode and excitation position is fixed in the initial position for STP pin and FR pin input. MO pin outputs at low levels at the initial position. (Open drain connection)

| RST | Operating mode |
| :---: | :---: |
| High | Normal operation |
| Low | Reset state |



Figure 13. Reset function timing chart
(9) Forward / reverse switching function

| FR | Operating mode |
| :---: | :---: |
| Low | Clockwise (CW) |
| High | Counter-clockwise (CCW) |



Figure 14.Forward/Reverse switching function timing chart
The internal D/A converter proceeds by a bit on the rising edge of the step signal input to the STP pin. In addition, CW and CCW mode are switched by FR pin setting.
In CW mode, the channel 2 current phase is delayed by $90^{\circ}$ relative to the channel 1 current.
In CCW mode, the channel 2 current phase is advanced by $90^{\circ}$ relative to the channel 1 current.
(10)EMO, DOWN output pin

The output pin is open -drain connection. When it becomes prescribed, it turns on, and each pin outputs the Low level.

| Pin state | EMO | DOWN |
| :---: | :---: | :---: |
| Low | At detection of over-current | Holding current state |
| OFF | Normal state | Normal state |

(11)Chopping frequency setting function

Chopping frequency is set as shown below by a capacitor between OSC1 pin and GND.

$$
\mathrm{Fcp}=1 /\left(\operatorname{Cosc} 1 / 10 \times 10^{-6}\right)(\mathrm{Hz})
$$

(Example) When Cosc1 $=180 \mathrm{pF}$, the chopping frequency is shown below.
Fcp $=1 /\left(180 \times 10^{-12} / 10 \times 10^{-6}\right)=55.5(\mathrm{kHz})$
The higher the chopping frequency is, the greater the output switching loss becomes. As a result, heat generation issue arises.
The lower the chopping frequency is, the lesser the heat generation becomes. However, current ripple occurs.
Since noise increases when switching of chopping takes place, you need to adjust frequency with the influence to the other devices into consideration. The frequency range should be between 40 kHz and 125 kHz .
(12)Open-drain pin for switching holding current

The output pin is an open-drain connection.
This pin is turned ON when no rising edge of STP between the input signals while a period determined by a capacitor between OSC2 and GND, and outputs at low levels.
The open-drain output in once turned ON, is turned OFF at the next rising edge of STP.
Holding current switching time (Tdown) is set as shown below by a capacitor between OSC2 pin and GND.
Tdown $=\operatorname{Cosc} 2 \times 0.4 \times 10^{9}$ (s)
(Example) When Cosc2 $=1500 \mathrm{pF}$, the holding current switching time is shown below.

$$
\text { Tdown }=1500 \mathrm{pF} \times 0.4 \times 10^{9}=0.6(\mathrm{~s})
$$

(13)Output current vector locus (one step is normalized to 90 degrees)


Figure 15.Output current vector

Current setting ratio in each micro step resolution

| STEP | 1/128 <br> (\%) |  | $\begin{aligned} & 1 / 64 \\ & (\%) \end{aligned}$ |  | $\begin{aligned} & 1 / 32 \\ & (\%) \end{aligned}$ |  | 1/16 <br> (\%) |  | $\begin{aligned} & 1 / 8 \\ & (\%) \end{aligned}$ |  | Quarter <br> (\%) |  | Half <br> (\%) |  | Full <br> (\%) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |
| $\theta 0$ | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 |  |  |
| $\theta 1$ | 100 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 2$ | 100 | 2 | 100 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 3$ | 100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 4$ | 100 | 5 | 100 | 5 | 100 | 5 |  |  |  |  |  |  |  |  |  |  |
| $\theta 5$ | 100 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 6$ | 100 | 7 | 100 | 7 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 7$ | 100 | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 8$ | 100 | 10 | 100 | 10 | 100 | 10 | 100 | 10 |  |  |  |  |  |  |  |  |
| $\theta 9$ | 99 | 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 10$ | 99 | 12 | 99 | 12 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 11$ | 99 | 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 12$ | 99 | 15 | 99 | 15 | 99 | 15 |  |  |  |  |  |  |  |  |  |  |
| $\theta 13$ | 99 | 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 14$ | 99 | 17 | 99 | 17 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 15$ | 98 | 18 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 16$ | 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 |  |  |  |  |  |  |
| $\theta 17$ | 98 | 21 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 18$ | 98 | 22 | 98 | 22 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 19$ | 97 | 23 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 20$ | 97 | 24 | 97 | 24 | 97 | 24 |  |  |  |  |  |  |  |  |  |  |
| $\theta 21$ | 97 | 25 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 22$ | 96 | 27 | 96 | 27 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 23$ | 96 | 28 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 24$ | 96 | 29 | 96 | 29 | 96 | 29 | 96 | 29 |  |  |  |  |  |  |  |  |
| $\theta 25$ | 95 | 30 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

LV8729V Application Note
Continued from preceding page.

| STEP | $\begin{gathered} \hline 1 / 128 \\ (\%) \\ \hline \end{gathered}$ |  | $\begin{aligned} & \hline 1 / 64 \\ & (\%) \\ & \hline \end{aligned}$ |  | $\begin{gathered} 1 / 32 \\ (\%) \\ \hline \end{gathered}$ |  | $\begin{aligned} & \hline 1 / 16 \\ & (\%) \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 / 8 \\ & (\%) \\ & \hline \end{aligned}$ |  | Quarter(\%) |  | Half <br> (\%) |  | Full <br> (\%) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |
| $\theta 26$ | 95 | 31 | 95 | 31 |  |  |  |  |  |  |  |  |  |  |  |  |
| 027 | 95 | 33 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 28$ | 94 | 34 | 94 | 34 | 94 | 34 |  |  |  |  |  |  |  |  |  |  |
| $\theta 29$ | 94 | 35 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 30$ | 93 | 36 | 93 | 36 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 31$ | 93 | 37 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 32$ | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 |  |  |  |  |
| $\theta 33$ | 92 | 39 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 34$ | 91 | 41 | 91 | 41 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 35$ | 91 | 42 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 36$ | 90 | 43 | 90 | 43 | 90 | 43 |  |  |  |  |  |  |  |  |  |  |
| $\theta 37$ | 90 | 44 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 38$ | 89 | 45 | 89 | 45 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 39$ | 89 | 46 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 40$ | 88 | 47 | 88 | 47 | 88 | 47 | 88 | 47 |  |  |  |  |  |  |  |  |
| $\theta 41$ | 88 | 48 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 42$ | 87 | 49 | 87 | 49 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 43$ | 86 | 50 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 44$ | 86 | 51 | 86 | 51 | 86 | 51 |  |  |  |  |  |  |  |  |  |  |
| $\theta 45$ | 85 | 52 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 46$ | 84 | 53 | 84 | 53 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 47$ | 84 | 55 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 48$ | 83 | 56 | 83 | 56 | 83 | 56 | 83 | 56 | 83 | 56 |  |  |  |  |  |  |
| $\theta 49$ | 82 | 57 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 050 | 82 | 58 | 82 | 58 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 51$ | 81 | 59 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 52$ | 80 | 60 | 80 | 60 | 80 | 60 |  |  |  |  |  |  |  |  |  |  |
| $\theta 53$ | 80 | 61 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 054 | 79 | 62 | 79 | 62 |  |  |  |  |  |  |  |  |  |  |  |  |
| 055 | 78 | 62 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 056 | 77 | 63 | 77 | 63 | 77 | 63 | 77 | 63 |  |  |  |  |  |  |  |  |
| $\theta 57$ | 77 | 64 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 58$ | 76 | 65 | 76 | 65 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 59$ | 75 | 66 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 60$ | 74 | 67 | 74 | 67 | 74 | 67 |  |  |  |  |  |  |  |  |  |  |
| $\theta 61$ | 73 | 68 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 62$ | 72 | 69 | 72 | 69 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 63$ | 72 | 70 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 64$ | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 100 | 100 |
| $\theta 65$ | 70 | 72 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 66$ | 69 | 72 | 69 | 72 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 67$ | 68 | 73 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 68$ | 67 | 74 | 67 | 74 | 67 | 74 |  |  |  |  |  |  |  |  |  |  |
| $\theta 69$ | 66 | 75 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 70$ | 65 | 76 | 65 | 76 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 71$ | 64 | 77 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 72$ | 63 | 77 | 63 | 77 | 63 | 77 | 63 | 77 |  |  |  |  |  |  |  |  |
| $\theta 73$ | 62 | 78 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 74$ | 62 | 79 | 62 | 79 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 75$ | 61 | 80 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 76$ | 60 | 80 | 60 | 80 | 60 | 80 |  |  |  |  |  |  |  |  |  |  |
| $\theta 77$ | 59 | 81 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 78$ | 58 | 82 | 58 | 82 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 79$ | 57 | 82 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 80$ | 56 | 83 | 56 | 83 | 56 | 83 | 56 | 83 | 56 | 83 |  |  |  |  |  |  |
| $\theta 81$ | 55 | 84 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 82$ | 53 | 84 | 53 | 84 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 83$ | 52 | 85 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 84$ | 51 | 86 | 51 | 86 | 51 | 86 |  |  |  |  |  |  |  |  |  |  |
| $\theta 85$ | 50 | 86 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 86$ | 49 | 87 | 49 | 87 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 87$ | 48 | 88 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 88$ | 47 | 88 | 47 | 88 | 47 | 88 | 47 | 88 |  |  |  |  |  |  |  |  |
| $\theta 89$ | 46 | 89 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 90$ | 45 | 89 | 45 | 89 |  |  |  |  |  |  |  |  |  |  |  |  |

Continued on next page.

Continued from preceding page.

| STEP | $\begin{gathered} 1 / 128 \\ (\%) \\ \hline \end{gathered}$ |  | $\begin{aligned} & 1 / 64 \\ & (\%) \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 / 32 \\ & (\%) \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 / 16 \\ & (\%) \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 / 8 \\ & (\%) \\ & \hline \end{aligned}$ |  | Quarter(\%) |  | Half <br> (\%) |  | Full(\%) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |
| $\theta 91$ | 44 | 90 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 92$ | 43 | 90 | 43 | 90 | 43 | 90 |  |  |  |  |  |  |  |  |  |  |
| $\theta 93$ | 42 | 91 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 94$ | 41 | 91 | 41 | 91 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 95$ | 39 | 92 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 96$ | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 |  |  |  |  |
| $\theta 97$ | 37 | 93 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 98$ | 36 | 93 | 36 | 93 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 99$ | 35 | 94 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 100$ | 34 | 94 | 34 | 94 | 34 | 94 |  |  |  |  |  |  |  |  |  |  |
| $\theta 101$ | 33 | 95 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 102$ | 31 | 95 | 31 | 95 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 103$ | 30 | 95 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 104$ | 29 | 96 | 29 | 96 | 29 | 96 | 29 | 96 |  |  |  |  |  |  |  |  |
| $\theta 105$ | 28 | 96 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 106$ | 27 | 96 | 27 | 96 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 107$ | 25 | 97 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 108$ | 24 | 97 | 24 | 97 | 24 | 97 |  |  |  |  |  |  |  |  |  |  |
| $\theta 109$ | 23 | 97 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 110$ | 22 | 98 | 22 | 98 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 111$ | 21 | 98 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 112$ | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 |  |  |  |  |  |  |
| $\theta 113$ | 18 | 98 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 114$ | 17 | 99 | 17 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 115$ | 16 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 116$ | 15 | 99 | 15 | 99 | 15 | 99 |  |  |  |  |  |  |  |  |  |  |
| $\theta 117$ | 13 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 118$ | 12 | 99 | 12 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 119$ | 11 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 120$ | 10 | 100 | 10 | 100 | 10 | 100 | 10 | 100 |  |  |  |  |  |  |  |  |
| $\theta 121$ | 9 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 122$ | 7 | 100 | 7 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 123$ | 6 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 124$ | 5 | 100 | 5 | 100 | 5 | 100 |  |  |  |  |  |  |  |  |  |  |
| $\theta 125$ | 4 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 126$ | 2 | 100 | 2 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 127$ | 1 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 128$ | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 |  |  |

(14)Current wave example in each micro step resolution.

Full Step (CW)


Half Step (CW)


Quarter Step (CW)


1/8 Step (CW)


1/16 Step Mode (CW)


1/32 Step Mode (CW)


1/64 Step Mode (CW)


1/128 Step Mode (CW )

(15)Current control operation
(Sine-wave increasing direction)

(Sine-wave decreasing direction)


Figure 16. Constant current control timing chart
Each of current modes operates with the follow sequence.

- The IC enters CHARGE mode at a rising edge of the chopping oscillation. (A period of CHARGE mode (Blanking Time) is forcibly present in approximately $1 \mu \mathrm{~s}$, regardless of the current value of the coil current (ICOIL) and set current (IREF)).
- In a period of Blanking Time, the coil current (ICOIL) and the setting current (IREF) are compared.

If an ICOIL < IREF state exists during the charge period:
The IC operates in CHARGE mode until ICOIL $\geq$ IREF. After that, it switches to SLOW DECAY mode and then switches to FAST DECAY mode in the last approximately $1 \mu \mathrm{~s}$ of the period.
If no ICOIL < IREF state exists during the charge period:
The IC switches to FAST DECAY mode and the coil current is attenuated with the FAST DECAY operation until the end of a chopping period.
The above operation is repeated. Normally, in the sine wave increasing direction the IC operates in SLOW (+ FAST) DECAY mode, and in the sine wave decreasing direction the IC operates in FAST DECAY mode until the current is attenuated and reaches the set value and the IC operates in SLOW (+ FAST) DECAY mode.
(16)Output transistor operation mode


Figure 17. Output transistor operation sequence
This IC controls constant current by performing chopping to output transistor.
As shown above, by repeating the process from 1 to 6 , setting current is maintained.
Chopping consists of 3 modes: Charge/ Slow decay/ Fast decay. In this IC, for switching mode (No.2, 4, 6), there are "off period" in upper and lower transistor to prevent crossover current between the transistors. This off period is set to be constant $(\approx 0.375 \mu \mathrm{~s})$ which is controlled by the internal logic. The diagrams show parasitic diode generated due to structure of MOS transistor. When the transistor is off, output current is regenerated through this parasitic diode.

## Output Transistor Operation Function

OUTA $\rightarrow$ OUTB (CHARGE)

| Output Tr | CHARGE | SLOW | FAST |
| :---: | :---: | :---: | :---: |
| U1 | ON | OFF | OFF |
| U2 | OFF | OFF | ON |
| L1 | OFF | ON | ON |
| L2 | ON | ON | OFF |

OUTB $\rightarrow$ OUTA (CHARGE)

| Output Tr | CHARGE | SLOW | FAST |
| :---: | :---: | :---: | :---: |
| U1 | OFF | OFF | ON |
| U2 | ON | OFF | OFF |
| L1 | ON | ON | OFF |
| L2 | OFF | ON | ON |

```
(LV8729V)
VM=24V
VREF=0.45V
RF=0.22\Omega
CHOP=180pF
```



Figure 18.Constant current control waveform


Figure 19. Sine wave increasing direction


Figure 20. Sine wave decreasing direction

Figure 21. Constant current control waveform (Stationary state)


Motor current switches to Fast Decay mode when triangle wave (CHOP) switches from Discharge to Charge.
Approximately after $1 \mu \mathrm{~s}$, the motor current switches to Charge mode. When the current reaches to the setting current, it is switched to Slow Decay mode which continues over the Discharge period of triangle wave.
(17)Blanking period

If, when exercising PWM constant-current chopping control over the motor current, the mode is switched from decay to charge, the recovery current of the parasitic diode may flow to the current sensing resistance, causing noise to be carried on the current sensing resistance pin, and this may result in erroneous detection. To prevent this erroneous detection, a blanking period is provided to prevent the noise occurring during mode switching from being received. During this period, the mode is not switched from charge to decay even if noise is carried on the current sensing resistance pin.
It is approximately $1 \mu \mathrm{~s}$ in the blanking time for this IC.


Figure 22.Blanking time waveform
(18)Micro step mode switching operation

When Micro step mode is switched while the motor is rotating, each drive mode operates with the following sequence.

If you switch Microstepping mode while the motor is driving, the mode setting will be reflected from the next STEP and the motor advances to the position shown in the following.

1. Microstepping (1/128-, 1/64-, 1/32-, 1/16-,1/8-,Quarter-.Half-step)
$\rightarrow$ Microstepping (1/128-, 1/64-, 1/32-, 1/16-, 1/8-,Quarter-.Half-step)
When a microstepping switches to the next microstepping, the excitation position is switched to the next corresponding step angle of the next microstepping mode.
e.g.) When the rotation direction is forward at $1 / 8$-step, and if you switch to $1 / 128$-step ( $\theta 16-\theta 47$ ), the step angle is set to $\theta 48$ at the next step.
When the rotation direction is forward at $1 / 128$ step. If you switch to $1 / 8-$ step ( $\theta 48$ ), the step angle is set to $\theta 49$ at the next step.
2. Microstepping (1/128-, 1/64-, 1/32-, 1/16-, 1/8-,Quarter-. Half-step) $\rightarrow$ Full-step

When a microstepping switches to the full-step, the excitation position is switched to full-step angle of the present quadrant. Caution is required when switching from $\theta 64$ or higher step angle of microstepping position to full-step.
e.g.) When the rotation direction is forward at $1 / 16 \operatorname{step}(\theta 0-\theta 124)$ and if you switch to full-step, the step angle is set to $\theta 64$ ' at the next step.

When the rotation direction is forward at $1 / 16$ step ( $\theta 128$ ) and if you switch to full-step, the step angle is set to $-\theta 64$ ' at the next step.
3. Full-step $\rightarrow$ Micro step (1/128-, 1/64-, 1/32-,1/16-,1/8-,Quarter-.Half-step)

When full step switches to microstepping, the excitation position is switched to the next corresponding step angle.
e.g.) When the rotation direction is forward at Full step ( $\theta 64$ ') and if you switch to Quarter-step, the step angle is set to $\theta 96$ at the next step.
(Please refer to the step angle on $\mathrm{p} .13-15$ for the description on " $\theta *$ ".)

Micro step mode switching operation

- Micro step $\rightarrow$ Micro step
$\mathrm{VM}=24 \mathrm{~V}, \mathrm{VDD}=5 \mathrm{~V}$
VREF=1.1V, RNF=0.22 $\Omega$
PS=High, $O E=$ High, RST=High, $f S T E P=400 \mathrm{~Hz}$


Figure. 23 Micro step(1/8step) $\rightarrow$ Micro step(quarter step) MD2=High , MD3=Low


Figure24. Micro step(quarter step) $\rightarrow$ Micro step(1/8step) MD2=High , MD3=Low

- Micro step $\rightarrow$ Full step, Full step $\rightarrow$ Micro step $\mathrm{VM}=24 \mathrm{~V}, \mathrm{VDD}=5 \mathrm{~V}$
VREF=1.1V, RNF=0.22 $\Omega$
PS=High, OE=High, RST=High, fSTEP=200Hz


Figure. 25 Micro step(quarter step) $\rightarrow$ Full step MD1=Low , MD3=Low


Figure26. Full step $\rightarrow$ Micro step (quarter step) MD1=Low , MD3=Low

## Output short-circuit protection function

(1) Output short-circuit detection operation

| VM short | 1. High current flows if Tr 3 and Tr 4 are ON. <br> 2.If RF voltage> setting voltage, then the mode switches to SLOW decay. <br> 3.If the voltage between $D$ and $S$ of Tr 4 exceeds the reference voltage for $2 \mu \mathrm{~s}$, short status is detected. |
| :---: | :---: |
| GND short | (left schematic) <br> 1. High current flows if Tr 3 and Tr 4 are ON <br> 2. If the voltage between $D$ and $S$ of $\operatorname{Tr} 1$ exceeds the reference voltage for $2 \mu \mathrm{~s}$, short status is detected. <br> (right schematic) <br> 1. Without going through RF resistor, current control does not operate and current will continue to increase in CHARGE mode. <br> 2. If the voltage between $D$ and $S$ of $\operatorname{Tr} 1$ exceeds the reference voltage for $2 \mu \mathrm{~s}$, short status is detected. |
| Load short | 1. Without $L$ load, high current flows. <br> 2. If RF voltage> setting voltage, then the mode switches to SLOW decay. <br> 3.During load short state in SLOW decay mode, current does not flow and over current state is not detected. Then the mode is switched to FAST decay according to chopping cycle. <br> 4. Since FAST state is short ( $\approx 1 \mu \mathrm{~s}$ ), switches to CHARGE mode before short is detected. <br> 5.If voltage between D and S exceeds the reference voltage continuously during blanking time at the start of CHARGE mode (Tr1), CHARGE state is fixed (even if RF voltage exceeds the setting voltage, the mode is not switched to SLOW decay). After 2us or so, short is detected. |

(2) Output short-circuit protection detect current (Reference value)

Short protector operates when abnormal current flows into the output transistor.
$\mathrm{Ta}=25^{\circ} \mathrm{C}$ (typ)

| Upper-side Transistor | 4.46 A |
| :--- | :--- |
| Lower-side Transistor | 4.04 A |

*RF=GND


Figure 27. Detect Current vs Temperature
(3) Timer latch period

Built-in output short-circuit protection circuit makes output to enter in stand-by mode. This function prevents the IC from damaging when the output shorts circuit by a voltage short or a ground short, etc. When output short state is detected for $2 \mu \mathrm{~s}$, short-circuit detection circuit state the operating and output is once turned OFF. Subsequently, the output is turned ON again after the timer latch period (typ. $256 \mu \mathrm{~s}$ ). If the output remains in the short-circuit state, turn OFF the output, fix the output to the wait mode, and turn ON the EMO output. When output is fixed in stand-by mode by output short protection circuit, output is released the latch by setting ST = "L".


Figure 28 . short-circuit protection function timing chart


Figure 29. Timer latch period waveform

## LV8729V Application Note

(4) Unusual condition warning output pins (EMO)

The LV8729V is provided with the EMO pin which notifies the CPU of an unusual condition if the protection circuit operates by detecting an unusual condition of the IC. This pin is of the open-drain output type and when an unusual condition is detected, the EMO output is placed in the $\mathrm{ON}(\mathrm{EMO}=$ Low $)$ state .

Furthermore, the EMO pin is placed in the ON state when one of the following conditions occurs.

1. Shorting-to-power, shorting-to-ground, or shorting-to-load occurs at the output pin and the output short-circuit protection circuit is activated.
2. The IC junction temperature rises and the thermal protection circuit is activated.

## Thermal shutdown function

The thermal shutdown circuit is incorporated and the output is turned off when junction temperature Tj exceeds $180^{\circ} \mathrm{C}$ and the abnormal state warning output is turned on. As the temperature falls by hysteresis, the output turned on again (automatic restoration).
The thermal shutdown circuit does not guarantee the protection of the final product because it operates when the temperature exceed the junction temperature of Tjmax $=150^{\circ} \mathrm{C}$.

$$
\begin{aligned}
& \mathrm{TSD}=180^{\circ} \mathrm{C}(\mathrm{typ}) \\
& \Delta \mathrm{TSD}=40^{\circ} \mathrm{C}(\mathrm{typ})
\end{aligned}
$$

## Application Circuit Example



The above sample application circuit is set to the following conditions:

- Output enable function fixed to the output state ( $\mathrm{OE}=$ " H " )
- Reset function fixed to the output state ( RST = "H" )
- Chopping frequency : $55.5 \mathrm{kHz}(\operatorname{Cosc} 1=180 \mathrm{pF})$

The set current value is as follows:
IOUT $=($ Current setting reference voltage /5) / $0.22 \Omega$

## LV8729V Application Note

## Allowable power dissipation

The pad on the backside of the IC functions as heatsink by soldering with the board. Since the heat-sink characteristics vary depends on board type, wiring and soldering, please perform evaluation with your board for confirmation.

Specified circuit board: $90 \mathrm{~mm} \times 90 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy 2-layer board


Substrate Specifications (Substrate recommended for operation of LV8729V)
Size $: 90 \mathrm{~mm} \times 90 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ (two-layer substrate [2SOP])
Material : Glass epoxy
Copper wiring density : L1 = 85\% / L2 = 90\%


L1: Copper wiring pattern diagram


L2 : Copper wiring pattern diagram

## Cautions

1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when $90 \%$ or more of the Exposed Die-Pad is wet.
2) For the set design, employ the derating design with sufficient margin.

Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as vibration, impact, and tension.
Accordingly, the design must ensure these stresses to be as low or small as possible.
The guideline for ordinary derating is shown below:
(1)Maximum value $80 \%$ or less for the voltage rating
(2)Maximum value $80 \%$ or less for the current rating
(3)Maximum value $80 \%$ or less for the temperature rating
3) After the set design, be sure to verify the design with the actual product.

Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc. Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC.

## Evaluation board

LV8729V (90mm x 90mm x 1.6mm, glass epoxy 2-layer board, with backside mounting)


Bill of Materials for LV8729V Evaluation Board

| Designator | Qty | Description | Value | Tol | Footprint | Manufacturer | Manufacturer Part Number | Substitution Allowed | Lead Free |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C1 | 1 | VM Bypass capacitor | $\begin{aligned} & 10 \mu \mathrm{~F} \\ & 50 \mathrm{~V} \end{aligned}$ | $\pm 20 \%$ |  | SUN Electronic Industries | 50ME10HC | yes | yes |
| C2 | 1 | VREG2 stabilization Capacitor | $\begin{aligned} & 0.1 \mu \mathrm{~F} \\ & 100 \mathrm{~V} \end{aligned}$ | $\pm 10 \%$ |  | murata | GRM188R72A104KA35D | yes | yes |
| C3 | 1 | VREG1 stabilization Capacitor | $\begin{aligned} & 0.1 \mu \mathrm{~F} \\ & 100 \mathrm{~V} \end{aligned}$ | $\pm 10 \%$ |  | murata | GRM188R72A104KA35D | yes | yes |
| C4 | 1 | Capacitor to set chopping frequency | $\begin{gathered} 180 \mathrm{pF} \\ 50 \mathrm{~V} \end{gathered}$ | $\pm 5 \%$ |  | murata | GRM1882C1H181JA01 | yes | yes |
| C5 | 1 | Capacitor to set switching holding current | $\begin{aligned} & 1500 \mathrm{pF} \\ & 50 \mathrm{~V} \end{aligned}$ | $\pm 5 \%$ |  | KOA | GRM1882C1H152J | yes | yes |
| R1 | 1 | Channel 1 Output current detective Resistor | $\begin{gathered} 0.22 \Omega \\ 1 \mathrm{~W} \end{gathered}$ | $\pm 5 \%$ |  | ROHM | MCR100JZHJLR22 | yes | yes |
| R2 | 1 | Channel 2 Output current detective Resistor | $\begin{gathered} 0.22 \Omega \\ 1 \mathrm{~W} \end{gathered}$ | $\pm 5 \%$ |  | ROHM | MCR100JZHJLR22 | yes | yes |
| R3 | 1 | Pull-up Resistor for terminal EMO | $\begin{aligned} & 47 \mathrm{k} \Omega \\ & 1 / 10 \mathrm{~W} \end{aligned}$ | $\pm 5 \%$ |  | KOA | RK73B1JT473J | yes | yes |
| R5 | 1 | Pull-up Resistor for terminal MO | $\begin{aligned} & 47 \mathrm{k} \Omega \\ & 1 / 10 \mathrm{~W} \end{aligned}$ | $\pm 5 \%$ |  | KOA | RK73B1JT473J | yes | yes |
| R7 | 1 | VREF stabilization Capacitor | $\begin{aligned} & 0.1 \mu \mathrm{~F} \\ & 100 \mathrm{~V} \end{aligned}$ | $\pm 10 \%$ |  | murata | GRM188R72A104KA35D | yes | yes |
| IC1 | 1 | Motor Driver |  |  | $\begin{gathered} \text { SSOP44K } \\ (275 \mathrm{mil}) \end{gathered}$ | ON Semiconductor | LV8729V | No | yes |
| SW1-SW8 | 8 | Switch |  |  |  | MIYAMA | MS-621-A01 | yes | yes |
| TP1-TP20 | 20 | Test points |  |  |  | MAC8 | ST-1-3 | yes | yes |

Evaluation board circuit


## Evaluation Board Manual

[Supply Voltage]
VM (9 to 32V): Power Supply for LSI
VREF (0 to 3V): Const. Current Control for Reference Voltage VDD (2 to 5V): Logic "High" voltage for toggle switch
[Toggle Switch State] Upper Side: High (VDD) Middle: Open, enable to external logic input Lower Side: Low (GND)
[Operation Guide]

1. Initial Condition Setting: Set "Open" the toggle switch STEP, and "Open or Low" the other switches
2. Motor Connection: Connect the Motors between OUT1A and OUT1B, between OUT2A and OUT2B.
3. Power Supply: Supply DC voltage to VM, VREF and VDD.
4. Ready for Operation from Standby State: Turn "High" the following toggle switches : ST, OE, and RST.

Channel 1 and 2 are into Full-Step excitement initial position (100\%, -100\%).
5. Motor Operation: Input the clock signal into the terminal STEP.
6. Other Setting (See Application Note for detail)
i. MD1, MD2 , MD3 : Micro step resolution.
ii. FR: Motor rotation direction (CW / CCW) setting.
iii. RST : Initial Mode.
iv. OE: Output Enable.
[Setting for External Component Value]

1. Constant Current (100\%)
```
At VREF=1.5V
lout =VREF [V]/5 / RF [ohm]
                        =1.5 [V]/5 / 0.22 [ohm]
                        =1.36 [A]
```

2. Chopping Frequency

$$
\begin{aligned}
\mathrm{Fcp} & =1 /\left(\operatorname{Cosc} 1 / 10 \times 10^{-6}\right)(\mathrm{Hz}) \\
& =1 /\left(180[\mathrm{pF}] / 10 \times 10^{-6}\right)(\mathrm{Hz}) \\
& =55.5[\mathrm{kHz}]
\end{aligned}
$$

Waveform of LV8729V evaluation board.
$\bullet$ Figure 30. Full Step
$\mathrm{VM}=24 \mathrm{~V}, \mathrm{VREF}=1.5 \mathrm{~V}, \mathrm{VDD}=5 \mathrm{~V}$
ST $=\mathrm{H}, \mathrm{OE}=\mathrm{H}, \mathrm{RST}=\mathrm{H}$
FR=L
MD1=L , MD2=L , MD3=L
STEP $=300 \mathrm{~Hz}$ (Duty 50\%)

-Figure 32. 1/16 Step
$\mathrm{VM}=24 \mathrm{~V}, \mathrm{VREF}=1.5 \mathrm{~V}, \mathrm{VDD}=5 \mathrm{~V}$
ST $=\mathrm{H}, \mathrm{OE}=\mathrm{H}, \mathrm{RST}=\mathrm{H}$
FR=L
MD1=L, MD2=L, MD3=H
STEP $=300 \mathrm{~Hz}$ (Duty 50\%)

-Figure 31. Half Step
$\mathrm{VM}=24 \mathrm{~V}$, $\mathrm{VREF}=1.5 \mathrm{~V}$, VDD $=5 \mathrm{~V}$
$\mathrm{ST}=\mathrm{H}, \mathrm{OE}=\mathrm{H}, \mathrm{RST}=\mathrm{H}$
FR=L
MD1=H , MD2=L , MD3=L
STEP $=300 \mathrm{~Hz}$ (Duty 50\%)

-Figure 33. 1/128 Step
$\mathrm{VM}=24 \mathrm{~V}, \mathrm{VREF}=1.5 \mathrm{~V}$, VDD $=5 \mathrm{~V}$
$\mathrm{ST}=\mathrm{H}, \mathrm{OE}=\mathrm{H}, \mathrm{RST}=\mathrm{H}$
FR=L
MD1=H, MD2=H , MD3=H
STEP $=1500 \mathrm{~Hz}$ (Duty 50\%)


## Warning:

- Power supply connection terminal [VM, VM1, VM2]
$\checkmark \quad$ Make sure to short-circuit VM, VM1 and VM2.For controller supply voltage, the internal regulator voltage of VREG1 (typ 5V) is used.
$\checkmark \quad$ Make sure that supply voltage does not exceed the absolute MAX ratings under no circumstance. Noncompliance can be the cause of IC destruction and degradation.
$\checkmark \quad$ Caution is required for supply voltage because this IC performs switching.
$\checkmark \quad$ The bypass capacitor of the power supply should be close to the IC as much as possible to stabilize voltage. Also if you intend to use high current or back EMF is high, please augment enough capacitance.
- GND terminal [GND, PGND, Exposed Die-Pad]
$\checkmark \quad$ Since GND is the reference of the IC internal operation, make sure to connect to stable and the lowest possible potential. Since high current flows into PGND, connect it to one-point GND.
$\checkmark$ The exposed die-pad is connected to the board frame of the IC. Therefore, do not connect it other than GND. Independent layout is preferable. If such layout is not feasible, please connect it to signal GND. Or if the area of GND and PGND is larger, you may connect the exposed die pad to the GND.
(The independent connection of exposed die pad to PGND is not recommended.)
- Internal power supply regulator terminal [VREG1]
$\checkmark \quad$ VREG1 is the power supply for logic (typ 5V).
$\checkmark \quad$ When VM supply is powered and ST is "H", VREG1 operates.
$\checkmark \quad$ Please connect capacitor for stabilize VREG1. The recommendation value is $0.1 \mu \mathrm{~F}$.
$\checkmark$ Since the voltage of VREG1 fluctuates, do not use it as reference voltage that requires accuracy.
- Input terminal
$\checkmark$ The logic input pin incorporates pull-down resistor (100k $\Omega$ ).
$\checkmark \quad$ When you set input pin to low voltage, please short it to GND because the input pin is vulnerable to noise.
$\checkmark$ The input is TTL level (H: 2 V or higher, $\mathrm{L}: 0.8 \mathrm{~V}$ or lower).
$\checkmark \quad$ VREF pin is high impedance.
- OUT terminal [OUT1A, OUT1B, OUT2A, OUT2B]
$\checkmark$ During chopping operation, the output voltage becomes equivalent to VM voltage, which can be the cause of noise. Caution is required for the pattern layout of output pin.
$\checkmark$ The layout should be low impedance because driving current of motor flows into the output pin.
$\checkmark$ Output voltage may boost due to back EMF. Make sure that the voltage does not exceed the absolute MAX ratings under no circumstance. Noncompliance can be the cause of IC destruction and degradation.
- Current sense resistor connection terminal [RF1, RF2]
$\checkmark$ To perform constant current control, please connect resistor to RF pin.
$\checkmark$ To perform saturation drive (without constant current control), please connect RF pin to GND.
$\checkmark \quad$ If RF pin is open, then short protector circuit operates. Therefore, please connect it to resistor or GND.
$\checkmark \quad$ The motor current flows into RF - GND line. Therefore, please connect it to common GND line and low impedance line.
- NC terminal
$\checkmark \quad$ NC pin is not connected to the IC.
$\checkmark \quad$ If VM line and output line are wide enough in your layout, please use NC.

[^0]
[^0]:    ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

