

# Is Now Part of



# ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <a href="https://www.onsemi.com">www.onsemi.com</a>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



**AN1030** October, 1998

# **Design with MOSFET Load Switch**

Alan Li, John Bendel

# INTRODUCTION

In portable equipment markets such as notebook computers, cellular phones, and personal organizers, the demand for more features is colliding head long into the important mean time between charge specification. Manufacturers are being challenged to continue offering longer battery life, while adding more current draining applications. Their solution to this problem is simple: turn off applications when they are not being used.

The mechanism used to turn off the application is referred to as a *load switch*, since the current drawn by each application is considered a *load* on the battery. This application note will detail how to design with Fairchild Semiconductor's new line of MOSFET load switches.




Figure 1. Typical Hand-Held Power Architecture

# Theory of Operation

A generic power architecture of a mobile phone is shown in Figure 1. Load switches are placed in series with the Battery and the load, and are switched on or off by the power monitoring logic. A schematic of a Load Switch is shown in Figure 2. A P-Channel MOSFET is the power switch with its gate controlled by a Fairchild N-Channel Digital MOSFET. Logic "High" turns on the PMOS by having its gate pulled to ground by the Digital MOSFET. Logic "Low" turns off the PMOS by turning off the Digital MOSFET, and allowing the PMOS Gate to be passively pulled up to the Source potential through the external resistor.

# Intrinsic Diode

It is important that the output voltage be lower than the input voltage. An output voltage higher than the input will be clamped via the intrinsic diode of the P-Channel MOSFET, which could cause significant current to flow. This is not an issue with single energy sources, but it can become a problem with multiple sources, such as a charger.

#### **Thermal Requirements**

Load Switches are sized by their power handling capability, or more precisely - the amount of power they can dissipate in a given environment. Generic current handling graphs are valuable for First Order approximations, but one should evaluate devices to the exact environment in which it will operate.

# **Design Example**

Assume the operating environment will be:

1)  $T_A = 70^{\circ}C$  (Maximum Board Temperature)

The edge of the board will be considered fixed at 70°C. Ambient temperature is a fixed temperature that is closest to where the component is to be placed. In this application, the Ambient is the fixed edge of an FR4 board mounted in a case.

2)  $R_{\theta CA} = 25^{\circ}C/Watt$  (Thermal Resistance Case-to-Ambient)

The thermal resistance from the case of the component to ambient temperature can be measured or calculated. The thermal path is considered a straight conductive path of copper trace on FR4 to Ambient. Thermal resistance is calculated from the equation:

 $R_{\theta}$ =(Distance to Ambient)/[(Cross Sectional Area)\*(Thermal Conductivity of Material)]

The thermal path can be measured, but it requires a device mounted in the component's position dissipating 1 Watt. The temperature difference is the thermal resistance. It is important that there is no thermal radiation during this test. This type of measurement is usually made once the component is selected, and is done as a check of the previous calculations.

3) I<sub>L</sub> = 1.25A (Worse Case Steady-State Current)

At this point, the operating environment has been defined. Some general calculations can now be done, and a component selected.

4) T<sub>JMAX</sub> = 150°C (Load Switch Absolute Maximum Junction Temperature)

This maximum temperature limit must never be exceeded by the junction temperature of the load switch.

5)  $T_{RISE} = T_{JMAX} - T_A = 80^{\circ}C$ . (Maximum Allowable  $T_{RISE}$ )

The junction-to-case thermal resistance, R<sub>BJC</sub>, for the SSOT-6 and SSOT-8 is as follows:

- 6) SSOT-6, R<sub>θJC</sub>=60°C/Watt
- 7) SSOT-8, R<sub>θJC</sub>=40°C/Watt

The maximum power dissipation of these packages in this specific environment:

- 8) SSOT-6:  $P_D = T_{RISE} / (R_{\theta JC} + R_{\theta CA}) = 940 \text{mWatt}$  (Maximum Power Dissipation Allowable)
- 9) SSOT-8: P<sub>D</sub>=80/(25+40)=1.23Watt (Maximum Power Dissipation Allowable)
- 10) The FDC6329L SSOT-6 will be used for evaluation.

The 25°C R<sub>DS(ON)</sub> value can be calculated from the V<sub>DROP</sub> ratings in the data sheet.

V <sub>IN</sub>	Logic	$V_{DROP}$	IL	R <sub>DS(ON)</sub> (25°C)
	(V <sub>ON/OFF</sub> )			
5	1.5-8V	V80.0	1A	$80$ m $\Omega$
2.5	1.5 <b>-</b> 8V	0.11V	1A	110m $Ω$

The  $R_{DS(ON)}$  increases by 50% for a junction temperature of 150°C. The worse case power dissipation is calculated using the worse case  $R_{DS(ON)}$  at 150°C.

V <sub>IN</sub>	Logic	IL	R <sub>DS(ON)</sub>	$P_D(I^2R_{DS(ON)})$
	(V <sub>ON/OFF</sub> )		(150°C)	
5	1.5 <b>-</b> 8V	1.25A	120m $Ω$	188mWatt
2.5	1.5 <b>-</b> 8V	1.25A	165m $Ω$	258mWatt

Recall that the maximum SSOT-6 power dissipation for this application is 940mWatt (step 8), so this device will work. It is important to know the design margin, since there are always assumptions being made in a thermal design.

V <sub>IN</sub>	Logic	IL	$P_D(I^2R_{DS(ON)})$	$T_J P_D^* (R_{\theta JC} + R_{\theta CA}) + T_A$
	(V <sub>ON/OFF</sub> )			
5	1.5 <b>-</b> 8V	1.25A	188mWatt	86°C
2.5	1.5 <b>-</b> 8V	1.25A	258mWatt	92°C

# **Inrush Current**

Load switches turning on into capacitors with low ESR can create high inrush currents that can be detrimental to the overall performance of the system. The ESR of the capacitor combined with the  $R_{DS(ON)}$  of the MOSFET will determine the peak current of the inrush. A  $100\,\mu\text{F}$  capacitor with an ESR of 75 m $\Omega$  and an 80 m $\Omega$  load switch will have a theoretical peak inrush of 32A for a 5 Volt source. These peak currents stress the voltage source, generate high peak powers, and will degrade the overall lifetime of the system. The solution is to slowly turn on the PMOS device, charging the capacitor, and reducing the overall voltage the MOSFET will eventually turn on.




Figure 3. Inrush current

There are two simple ways to slow the turn on of the PMOS. If it is an integrated load switch, add a resistor  $R_2$  at the source of  $Q_1$ . If it is a hybrid load switch, add  $R_2$  between the gate of  $Q_2$  and the drain of  $Q_1$ . Another way to slow the turn on of the PMOS is to add a capacitor,  $C_1$ , across Gate to Drain of  $Q_2$ .

# **General Calculation**

$$I_{IN} = I_{L} + I_{LOSS}$$

$$I_{L} = \frac{V_{OUT}}{R_{L}}$$

$$I_{LOSS} \approx \frac{V_{IN}}{R_1 + R_2}$$

$$V_{DROP} = V_{OUT} - V_{IN} = I_L \times R_{DS(ON)_{O2}}$$

 $R_{DS(ON)_{O2}}$  is a function of  $-V_{GS_{O2}}$  and

- 
$$V_{GS_{O2}} \approx V_{IN} \times \frac{R_1}{R_1 + R_2}$$

During turn off, the fall time of  $V_{OUT}$  is primarily determined by  $C_o$  and  $R_1$  such that  $t_{off} \propto R_1 \times C_o$ 

# Definitions:

I<sub>IN</sub> = Input current

I<sub>L</sub> = Load current

I<sub>LOSS</sub>= Current loss through R1 and R2 during turn on

V<sub>OUT</sub> = Output voltage

R<sub>L</sub> = Load resistor

V<sub>IN</sub> = Input voltage

V<sub>DROP</sub>= Voltage drops between input and output voltages

R<sub>DS(ON)Q2</sub>= On resistance of Q2

V<sub>GSQ2</sub>= Gate-source voltage of Q2

 $\tau_{\text{off}}$  = Time constant for turn off

C<sub>O</sub> = Output capacitor

For a typical selection of the external components, please refer to the load switch datasheets.

# Conclusion

A MOSFET load switch is a simple way to reduce component count, lower cost and increase the overall the reliability of a system. In order to assist users, load switch SPICE models are available at the Fairchild Semiconductor web site: www.fairchildsemi.com. Further design support is available by the authors at john.bendel@fairchildsemi.com and alan.yi.c.li@fairchildsemi.com.




Figure 4. Measured FDC6329L Dynamic Waveforms




Figure 5. SPICE verification on FDC6329L Dynamic Waveforms




Figure 6. SPICE result of FDC6329L  $\rm V_{DROP} \, vs \, I_L$ 

# Appendix A

# **Heat Flow Theory Applied to Power MOSFETs**

When a Power MOSFET operates with an appreciable current, its junction temperature is elevated. It is important to quantify its thermal limits in order to achieve acceptable performance and reliability. This limit is determined by summing the individual parts consisting of a series of temperature rises from the semiconductor junction to the operating environment. A one dimensional steady-state model of conduction heat transfer is demonstrated in figure 5. The heat generated at the device junction flows through the die to the die attach pad, through the lead frame to the surrounding case material, to the printed circuit board, and eventually to the ambient environment. There are also secondary heat paths. One is from the package to the ambient air. The other is from the drain lead frame to the detached source and gate leads then to the printed circuit board. These secondary heat paths are assumed to be negligible contributors to the heat flow in this analysis.




Figure 5: Cross-sectional view of a Power MOSFET mounted on a printed circuit board. Note that the case temperature is measured at the point where the drain lead(s) contact with the mounting pad surface.

The increase of junction temperature above the surrounding environment is directly proportional to dissipated power and the thermal resistance.

The steady-state junction-to-ambient thermal resistance, R  $_{\rm \theta JA}$  , is defined as R  $_{\rm \theta JA}$  = ( T  $_{\rm J}$  - T  $_{\rm A}$  ) / P

where  $T_J$  is the average temperature of the device junction. The term junction refers to the point of thermal reference of the semiconductor device.  $T_A$  is the average temperature of the ambient environment. P is the power applied to the device which changes the junction temperature.

 $R_{_{\theta JA}}$  is a function of the junction-to-case  $R_{_{\theta JC}}$  and case-to-ambient  $R_{_{\theta CA}}$  thermal resistance

$$\boldsymbol{R}_{\theta JA} = \boldsymbol{R}_{\theta JC} + \boldsymbol{R}_{\theta CA}$$

where the case of a Power MOSFET is defined at the point of contact between the drain lead(s) and the mounting pad surface.  $R_{_{\theta JC}}$  can be controlled and measured by the component manufacturer independent of the application and mounting method and is therefore the best means of comparing various suppliers component specifications for thermal performance. On the other hand, it is difficult to quantify  $R_{_{\theta CA}}$  due to heavy dependence on the application. Before using the data sheet thermal data, the user should always be aware of the test conditions and justify the compatibility in the application.

# Appendix B

# **Thermal Measurement**

Prior to any thermal measurement, a K factor must be determined. It is a linear factor related to the change of intrinsic diode voltage with respect to the change of junction temperature. From the slope of the curve shown in figure 6, K factor can be determined. It is approximately 2.2mV/°C for most Power MOSFET devices.




Figure 6. K factors, slopes of a  $V_{\rm SD}$  vs temperature curves, of a typical Power MOSFET

After the K factor calibration, the drain-source diode voltage of the device is measured prior to any heating. A pulse is then applied to the device and the drain-source diode voltage is measured 30us following the end of the power pulse. From the change of the drain-source diode voltage, the K factor, input power, and the reference temperature, the time dependent single pulsed junction-to-reference thermal resistance can be calculated. From the single pulse curve on figure 7, duty cycle curves can be determined. Note: a curve set in which  $R_{_{\theta JA}}$  is specified indicates that the part was characterized using the ambient as the thermal reference. The board layout specified in the data sheet notes will help determine the applicability of the curve set.




Figure 7. Normalized Transient Thermal Resistance Curves

# **B.1 Junction-to-Ambient Thermal Resistance Measurement**

Equipment and Setup:

- Tesec DV240 Thermal Tester
- 1 cubic foot still air environment
- Thermal Test Board with 16 layouts defined by the size of the copper mounting pad and their relative surface placement. For layouts with copper on the top and bottom planes, there are 0.02 inch copper plated vias (heat pipes) connecting the two planes. See figure 2 and table 1 on the thermal application note for board layout and description. The conductivity of the FR-4 PCB used is 0.29 W/m-C. The length is 5.00 inches ± 0.005; width 4.50 inches ± 0.005; and thickness 0.062 inches ± 0.005. 2Oz copper clad PCB.

The junction-to-ambient thermal measurement was conducted in accordance with the requirements of MIL-STD-883 and MIL-STD-750 with the exception of using 2 Oz copper and measuring diode current at 10mA.

A test device is soldered on the thermal test board with minimum soldering. The copper mounting pad reaches the remote connection points through fine traces. Jumpers are used to bridge to the edge card connector. The fine traces and jumpers do not contribute significant thermal dissipation but serve the purpose of electrical connections. Using the intrinsic diode voltage measurement described above, the junction-to-ambient thermal resistance can be calculated.

#### B.2 Junction-to-Case Thermal Resistance Measurement

Equipment and Setup:

- Tesec DV240 Thermal Tester
- large aluminum heat sink
- type-K thermocouple with FLUKE 52 K/J Thermometer

The drain lead(s) is soldered on a  $0.5 \times 1.5 \times 0.05$  copper plate. The plate is mechanically clamped to a heat sink which is large enough to be considered ideal. Thermal grease is applied in-between the two planes to provide good thermal contact. Theoretically the case temperature should be held constant regardless of the conditions. Thus a thermocouple is used and fixed at the point of contact between the drain lead(s) and the copper plate surface, to account for any heatsink temperature change. Using the intrinsic diode voltage measurement described earlier, the junction-to-case thermal resistance can be obtained. A plot of junction-to-case thermal resistance for

various packages is shown in figure 8. Note  $R_{_{\theta JC}}$  can vary with die size and the effect is more prominent as  $R_{_{\theta JC}}$  decreases.




Figure 8. Junction-to-case thermal resistance  $\rm R_{\rm eJC}$  of various surface mount Power MOSFET packages.

# References

- [1] K. Azar, S.S. Pan, J. Parry, H. Rosten, "Effect of Circuit Board Parameters on Thermal Performance of Electronic Components in Natural Convection Cooling," IEEE 10th annual Semi-Therm Conference, Feb. 1994.
- [2] A. Bar-Cohen, & A.D. Krauss, "Advances in Thermal Modeling of Electronic Components & Systems," Vol 1, Hemisphere Publishing, Washington, D.C., 1988.
- [3] R.T. Bilson, M.R. Hepher, J.P. McCarthy, "The Impact of Surface Mounted Chip Carrier Packaging on Thermal Management in Hybrid Microcircuit," Thermal Management Concepts in Microelectronics Packaging, InterFairchild Society for Hybrid Microelectronics, 1984.
- [4] R.A. Brewster, R.A. Sherif, "Thermal Analysis of A Substrate with Power Dissipation in the Vias," IEEE 8th Annual Semi-Therm Conf., Austin, Tx , Feb. 1992.
- [5] D. Edwards, "Thermal Enhancement of IC Packages, " IEEE 10th Annual Semi-Therm Conf., San Jose, Ca, Feb. 1994
- [6] S.S. Furkay, "Convective Heat Transfer in Electronic Equipment: An Overview," Thermal Management Concepts, 1984.
- [7] C. Harper, Electronic Packaging & Interconnection Handbook, McGraw-Hill, NY, 1991, Ch. 2.
- [8] Y.M. Kasem, R.K. Williams, "Thermal Design Principles and Characterization of Miniaturized Surface-Mount Packages for Power Electronics," IEEE 10th annual Semi-Therm Conf., San Jose, Ca, Feb. 1994.
- [9] V. Manno, N.R. Kurita, K. Azar, "Experimental Characterization of Board Conduction Effect," IEEE 9th Annual Semi-Therm Conf., 1993.
- [10] J.W. Sofia, "Analysis of Thermal Transient Data with Synthesized Dynamic Models for Semiconductor Devices," IEEE 10th Annual Semi-Therm Conf., San Jose, Ca, Feb. 1994.
- [11]G.R. Wagner, "Circuit Board Material/Construction and its Effect on Thermal Management," Thermal Management Concepts, 1984.
- [12] M. Wills, "Thermal Analysis of Air-Cooled Cbs," Electron Prod., pp. 11-18, May 1983.
- [13] Motorola Application Note AN-569.

# **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEX<sup>TM</sup> ISOPLANAR<sup>TM</sup> COOIFET<sup>TM</sup> MICROWIRE<sup>TM</sup>

CROSSVOLT<sup>TM</sup> POP<sup>TM</sup>

E<sup>2</sup>CMOS<sup>™</sup> PowerTrench<sup>™</sup>

FACT<sup>TM</sup> QS<sup>TM</sup>

 $\begin{array}{lll} \text{FACT Quiet Series}^{\text{TM}} & \text{Quiet Series}^{\text{TM}} \\ \text{FAST}^{\text{®}} & \text{SuperSOT}^{\text{TM}}\text{-3} \\ \text{FASTr}^{\text{TM}} & \text{SuperSOT}^{\text{TM}}\text{-6} \\ \text{GTO}^{\text{TM}} & \text{SuperSOT}^{\text{TM}}\text{-8} \\ \text{HiSeC}^{\text{TM}} & \text{TinyLogic}^{\text{TM}} \\ \end{array}$ 

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative