

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any blay of blay on build ON Semiconductor and sender with sub unintended or unauthorized use, even if such claim alleges that ON Semico





AN-4159 Green Mode Fairchild Buck Switch FSL336LR

Introduction

This application note describes a detailed design method and procedure for a buck offline converter. Design consideration and formula are presented. The FSL336LR is designed for non-isolated topologies; such as buck, buckboost converter, and non-isolated flyback converter. This device is an integrated current-mode Pulse Width Modulation (PWM) controller and SenseFET. The integrated PWM controller includes: 10 V regulator for no external bias circuit, Under-Voltage Lockout (UVLO), Leading-Edge Blanking (LEB), optimized gate turn-on /turn-off driver, EMI attenuator, Thermal Shutdown (TSD), temperature-compensated precision current sources for optimized loop compensation, and fault-protection circuitry. Protections include: Overload Protection (OLP), Over-Voltage Protection (OVP), and Feedback Open-Loop Protection (FB_OLP). FSL336LR offers stable soft-start performance during startup. The internal high-voltage startup switch and the Burst-Mode operation for extremely low operating current reduce the power loss in Standby Mode. As the result, this device is able to achieve power loss less than 25 mW with external bias and 120 mW without external bias at 230 V_{AC} .

When compared to a linear power supply, the FSL336LR reduces total size and weight; while increasing efficiency, productivity, and system reliability. Application of the FSL336LR is suitable for cost-effective platform designs.



Device Block Description

Startup Circuit and Soft-Start

During startup, an internal high-voltage current source (I_{CH}) of the high-voltage regulator supplies the internal bias current (I_{START}) and charges the external capacitor (C_A) connected to the V_{CC} pin, as illustrated in Figure 2. This internal high-voltage current source is enabled until V_{CC} reaches 10 V. During steady-state operation, this internal high-voltage regulator (HV_{REG}) maintains V_{CC} with 10 V and provides operating current (I_{OP}) for all internal circuits. Therefore, FSL336LR needs no external bias circuit. The high-voltage regulator is disabled when the external bias is higher than 10 V.



Figure 2. Startup Block

The internal soft-start circuit slowly increases the SenseFET current after it starts. The typical soft-start time is 10 ms, as shown in Figure 3, where progressive increments of the SenseFET current are allowed during startup. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is gradually increased to smoothly establish the required output voltage. Soft-start also helps prevent transformer saturation and reduces the stress on the secondary diode.



Feedback Control

The FSL336LR employs current-mode control with a transconductance amplifier for feedback control, as shown in Figure 4. Two resistors are typically used on the V_{FB} pin to sense output voltage. An external compensation circuit is recommended on the V_{COMP} pin to control output voltage. A built-in transconductance amplifier accurately controls output voltage without external components, such as Zener diode and transistor.



Figure 4. Pulse-Width Modulation (PWM) Circuit

Transconductance Amplifier (gm Amplifier)

The output of the transconductance amplifier sources and sinks the current to and from the compensation circuit connected on the V_{COMP} pin *(see Figure 5)*. This compensated V_{COMP} pin voltage controls the switching duty cycle by comparing it with the voltage across the R_{SENSE}. When the feedback pin voltage exceeds the internal reference voltage (V_{REF}) of 2.5 V; the transconductance amplifier sinks the current from the compensation circuit, V_{COMP} is pulled down, and the duty cycle is reduced. This typically occurs when input voltage is increased or output load is decreased. A two-pole and one-zero compensation network is recommended for optimal output voltage control and AC dynamics.



Pulse-by-pulse Current Limit

Because current-mode control is employed, the peak current flowing through the SenseFET is limited by the inverting input of PWM comparator, as shown in Figure 4. Assuming 50 μ A current source flows only through the internal resistors (3R + R = 46 k Ω), the cathode voltage of diode D2 is about 2.4 V. Since D1 is blocked when V_{COMP} exceeds 2.4 V, the maximum voltage of the cathode of D2 is clamped at this voltage. Therefore, the peak value of the current of the SenseFET is limited.

Leading-Edge Blanking (LEB)

At the instant the internal SenseFET is turned on; primaryside capacitance and the secondary-side rectifier diode reverse recovery of the flyback application, the freewheeling diode reverse recovery, and other parasitic capacitance of the buck application typically cause a highcurrent spike through the SenseFET. Excessive voltage across the sensing resistor (R_{SENSE}) leads to incorrect feedback operation in the current-mode control. To counter this effect, a Leading-Edge Blanking (LEB) circuit (*see Figure 4*) inhibits the PWM comparator for a short time (t_{LEB}) after the SenseFET is turned on.

Protection Functions

The protective functions include Overload Protection (OLP), Over-Voltage Protection (OVP), Under-Voltage Lockout (UVLO), Feedback Open-Loop Protection (FB_OLP), and Thermal Shutdown (TSD). All of the protections operate in Auto-Restart Mode. Since these protection circuits are fully integrated in the IC without external components, reliability is improved without increasing cost and PCB space. If a fault condition occurs, switching is terminated and the SenseFET remains off. At the same time, internal protection timing control is activated to decrease power consumption and stress on passive and active components during auto restart. When internal protection timing control is activated, V_{CC} is regulated with 10 V through the internal high-voltage regulator until switching is terminated. This internal protection timing control continues until restart time (650 ms) is counted. After counting to 650 ms, the internal high-voltage regulator is disabled and V_{CC} is decreased. When V_{CC} reaches the UVLO stop voltage, V_{STOP} (7 V); the protection is reset and the internal high-voltage current source charges the V_{CC} capacitor via the drain pin. When V_{CC} reaches the UVLO start voltage, V_{START} (8 V); normal operation resumes. In this manner, auto restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated.

Overload Protection (OLP)

Overload is defined as the load current exceeding a set level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS operates normally, the OLP circuit can be enabled during the load transition or startup. To avoid this undesired operation, an internal fixed-delay (40 ms) circuit determines whether it is a transient situation or a true overload situation (*see Figure 6*). The currentmode feedback path limits the maximum power current and, when the output consumes more than this maximum power, the output voltage (V_0) decreases below its rated voltage. This reduces feedback pin voltage, which increases the output current of the internal transconductance amplifier. Eventually V_{COMP} is increased. When V_{COMP} reaches 3 V, the fixed OLP delay (40 ms) is activated. After this delay, switching operation is terminated, as shown in Figure 7.



Figure 6. Overload Protection Internal Circuit



Figure 7. Overload Protection (OLP) Waveform

Over-Voltage Protection (OVP)

If any feedback loop components fail due to a soldering defect, V_{COMP} climbs up in manner similar to the overload situation, forcing the maximum current to be supplied to the SMPS until OLP is triggered. In this case, excessive energy is provided to the output and the output voltage may exceed the rated voltage before OLP is activated. To prevent this situation, an Over-Voltage Protection (OVP) circuit is employed. In general, output voltage can be monitored through V_{CC} and, when V_{CC} exceeds 24.5 V, OVP is triggered, resulting in switching termination. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed below 24.5 V (*see Figure 8*).



Figure 8. Over-Voltage Protection Circuit

Feedback Open-Loop Protection (FB_OLP)

In the event of a feedback loop failure, especially a shorted lower-side resistor of the feedback pin; not only does V_{COMP} rise in a similar manner to the overload situation, but V_{FB} starts to drop to IC ground level. Although OLP and OVP also can protect the SMPS in this situation, FB_OLP can reduce stress on the SenseFET. If there is no FB_OLP, the output voltage is much higher than the rated voltage before OLP or OVP trigger. When V_{FB} drops below 0.5 V, FB_OLP is activated, switching off. To avoid activation during startup, FB_OLP is disabled during soft-start.



Figure 9. Feedback Open-Loop Protection Circuit

Thermal Shutdown (TSD)

The SenseFET and control IC integrated on the same package makes it easier to detect the temperature of the SenseFET. When the junction temperature exceeds 135°C, thermal shutdown is activated. FSL336LR is restarted after the temperature decreases to 60°C.

Burst Operation

To minimize power dissipation in Standby Mode, FSL336LR enters Burst Mode. As the load decreases, the compensation voltage (V_{COMP}) decreases. As shown in Figure 10, the device automatically enters Burst Mode when the feedback voltage drops below V_{BURL} . At this point, switching stops and the output voltages start to drop at a rate dependent on the standby current load. This causes V_{COMP} to rise. Once it passes V_{BURH} , switching resumes. V_{COMP} then falls and the process repeats. Burst Mode alternately enables and disables switching of the SenseFET and reduces switching loss in Standby Mode.



Green Mode Operation

As output load condition is reduced, the switching loss becomes the largest power loss factor. FSL306LR uses the V_{COMP} pin voltage to monitor output load condition. As output load decreases, V_{COMP} decreases and switching frequency declines, as shown in Figure 11. Once V_{COMP} falls to 0.8 V, the switching frequency varies between 21 kHz and 23 kHz before Burst Mode operation. At Burst Mode operation, random frequency fluctuation still functions.



Adjusting Current Limit

As shown in Figure 12, a combined 46 k Ω internal resistance (3R + R) is connected to the inverting lead on the PWM comparator. An external resistance of R_X on the I_{LIMIT} pin forms a parallel resistance with the 46 k Ω when the internal diodes are biased by the main current source of 50 µA. For example, FSL336LR has a typical SenseFET peak current limit of 1.8 A. Current limit can be adjusted to 1 A by inserting R_X between the I_{LIMIT} pin and the ground. The value of the R_X can be estimated by Equation (1):

1.8 A: 1 A =
$$(46 k\Omega + R_X)$$
: R_X (1)



Figure 12. Current Limit Adjustment

System Specifications

- Line voltage range (V_{AC.min} and V_{AC.max}): standard worldwide input line voltage ranges are 85-264 V_{AC} for universal input, 195-264 V_{AC} for European input range
- Line frequency (f_L): 50 or 60 Hz
- Output voltage (V₀)
- Estimated efficiency: η

Determining AC Input Rectification Type

The typical AC-DC SMPS solution rectifies AC input with full-wave rectification. However, half-wave rectification can be selected for under 3 W designs with buck and buck-boost topology to reduce cost. For designs >3 W, full-wave rectification is typically selected to reduce the size of the input capacitor with small ripple voltage.

Determining DC Link Capacitor (C_{DC}) and DC Link Voltage Range

The DC link capacitor is selected by rectification type and input voltage range. For full-wave rectification, it is typical to select the DC link capacitor as 2-3 μ F per watt of input power for universal input range (85-264 V_{AC}) and 1 μ F per watt of input power for European input range (195-264 V_{AC}). DC link capacitance of half-wave rectification is twice full-wave rectification: 4-6 μ F per watt of input power for universal input range (85-264 V_{AC}) and 2 μ F per watt of input power for European input range (195-264 V_{AC}). Figure 13 shows the input voltage waveform of full-wave and half-wave rectification.



Figure 13. Bridge Rectifier and Bulk Capacitor Voltage Waveform

Selecting AC rectification, the link voltages are obtained as:

$$V_{DC.\min} = \sqrt{2V_{AC.\min}^2 - \frac{2P_O \times (1/2 - D_{CH})}{\eta \times C_{DC} \times f_L}}$$
(2)

$$V_{DC.\min} = \sqrt{2V_{AC.\min}^{2} - \frac{2P_{O} \times (1 - D_{CH})}{\eta \times C_{DC} \times f_{L}}}$$
(3)

$$V_{DC.\max} = \sqrt{2} V_{AC.\max} \tag{4}$$

where D_{CH} is the DC link capacitor charging duty ratio defined, as shown in Figure 13; which is typically about 0.15 for full-wave rectification and about 0.3 for half-wave rectification. Equations (2) and (3) are minimum link voltage of full-wave and half-wave rectification, respectively, and Equation (4) is maximum link voltage.

Determining Operation Mode

Before selecting the inductor, freewheeling diode, and output capacitor; the operating mode should be determined: Continuous Conduction Mode (CCM) or Discontinuous Conduction Mode (DCM). DCM has smaller inductor size, lower freewheeling diode cost, and higher efficiency due to lower switching loss in low-power buck applications. However, DCM requires a higher current limit and increases output voltage ripple. Therefore, compromised selection is needed according to the system requirements.

Table 1. Dhei Companson of CCIVI and DCIVI	Table 1.	Brief Comparison of CCM and DCM	/
--	----------	---------------------------------	---

	ССМ	DCM
Output Inductor Size	Larger	Smaller
Efficiency (Switching Loss)	Lower (Larger)	Higher (Smaller)
Output Voltage Ripple	Smaller	Larger
Current Limit	Lower	Higher

Higher current limit means that, potentially, a highercurrent-rated device may be needed to deliver maximum output power.

Selecting Freewheeling Diode

Although a transformer for buck topology doesn't exist, other leakage inductance and capacitance creates a voltage spike on the freewheeling diode when the SenseFET is turned off. Since this voltage spike must be considered, typically 30% voltage derating of maximum DC input is required, as described Equation (5).

$$V_{RRM} > 1.3 \times V_{DC,\max} \tag{5}$$

The diode is one of the components generating high temperature in the SMPS. To decide the current rating of freewheeling diode, consider thermal performance of 150% design margin of the output full load current, as recommended in Equation (6):

$$I_{F(AV)} > 2.5 \times I_O \tag{6}$$

where V_{RRM} is peak repetitive reverse voltage and $I_{F(AV)}$ denotes average rectified forward current.

Reverse recovery time is also an important factor to choose the freewheeling diode. The smaller the reverse-recovery time, the lower the switching loss.

Diede ich einfelen inpatriange					
Part #	V _{RRM}	I _{F(AV)}	t _{rr}	Package Type	
ES1J	600 V	1 A	35 ns	DO-204AC	
UF4005	600 V	1 A	75 ns	DO-204AL	
EGP10J	600 V	1 A	75 ns	DO-204AL	
EGP20J	600 V	2 A	75 ns	DO-204AC	
ES3J	600 V	3 A	45 ns	DO-214AB	
EGP30J	600 V	3 A	75 ns	DO201-AD	

 Table 2. Quick Selection Guide for Freewheeling

 Diode for Universal Input Range

The forward voltage drop (V_F) of the selected freewheeling diode is an important factor for other equations. Especially when the equations are related to output voltage, the output voltage must include forward-voltage drop for more exact calculation, as shown in Equation (7):

$$V_{OUT} = V_O + V_F \tag{7}$$

Selecting Output Inductor

The inductance operating with Boundary Conduction Mode (BCM) at minimum input DC voltage is represented in Equation (8). Smaller inductance than $L_{Boundary}$ can be selected for DCM operation and larger for CCM operation.

$$L_{Boundary} = \frac{\eta \cdot \left(1 - \frac{V_O}{V_{DC,\min}}\right) \cdot {V_{OUT}}^2}{2 \cdot P_O \cdot f_{S,HIGH}}$$
(8)

where V_{OUT} is the sum of target output voltage (V_O) and freewheeling diode forward-voltage drop (V_F), as determined by Equation (7), and $f_{S.HIGH}$ is maximum switching frequency in Green Mode operation, as illustrated on Figure 11.

Since FSL336LR has a Green Mode, the practical operating switching frequency at full load can be smaller than $f_{S.HIGH}$. By two simultaneous equations representing the relationship between switching frequency and peak drain current, the operating switching frequency is calculated. Each equation, (9) and (10), includes two simultaneous equations. These are for CCM operation and DCM operation, respectively:

$$f_{s} = \alpha (\gamma \cdot I_{ds.peak} - 0.8V) + 22kHz$$

$$I_{ds.peak} = \beta \frac{V_{DC.min}}{V_{OUT}} + \frac{(V_{DC.min} - V_{O})V_{OUT} / V_{DC.min}}{2Lf_{s}}$$
(9)

$$f_{S} = \alpha(\gamma \cdot I_{ds,peak} - 0.8V) + 22kHz$$

$$I_{ds,peak} = \sqrt{\frac{2(V_{DC.\min} - V_{O})\beta}{Lf_{S}}}$$
(10)

where:

$$\alpha = \frac{f_{S.HIGH} - f_{S.LOW}}{V_{GREEN.HIGH} - V_{GREEN.LOW}}$$

$$\beta = \frac{P_O}{\eta V_{DC.min}}$$

$$\gamma = \frac{2.4V}{I_{LIMIT} - SL \times t_{CLD} + \frac{V_{DC.min} - V_O}{L} \times t_{CLD}}$$
(11)

where I_{LIMIT} is the peak current limit; SL is the test slope (di/dt) of I_{LIMIT} ; and t_{CLD} is the current limit delay. Typically α , I_{LIMIT} , SL, and t_{CLD} are 25.5 kHz/V, 1.8 A, 1.2 A/µs, and 200 ns, respectively.

Normally, the buck converter designed for CCM at the minimum input voltage and full-load condition can enter DCM as the input voltage increases. The maximum input voltage guaranteeing CCM operation in full-load condition is obtained as:

$$V_{DC.CCM} = \frac{V_o}{1 - \frac{2 \cdot P_o \cdot f_s \cdot L}{\eta \cdot V_{OUT}^2}}$$
(12)

where, $f_{\rm S}$ is the operating switching frequency considering Green Mode.



CCM Operation : L > L_{Boundary}



Maximum drain current peak ($I_{ds,peak}$) at full-load condition is determined by the selected output inductor. If the maximum drain current peak is larger than the pulse-bypulse current limit, larger output inductance or higher current rating of the device is needed. Equations (13) and (14) show the maximum drain current peak of CCM and DCM operation, respectively. If this maximum drain current peak is smaller than pulse-by-pulse current limit, the output inductor size is optimized through connecting a resistor between the I_{LIMIT} pin and the IC ground pin.

$$I_{ds.peak} = \frac{P_o}{\eta V_{OUT}} + \frac{\left(1 - \frac{V_o}{V_{DC.min}}\right) V_{OUT}}{2Lf_s}$$
(13)

$$I_{ds.peak} = \sqrt{\frac{2\left(1 - \frac{V_o}{V_{DC.min}}\right)P_o}{\eta L f_s}}$$
(14)

For an application needs multi-output buck converter with coupled inductor, refer to the step-by-step design guideline in Appendix A.

Adjusting Pulse-by-Pulse Current Limit

The resistor is determined by Equation (15) and this adjusted pulse-by-pulse current limit must be higher than the maximum drain current peak defined by Equations (13) and (14). This function is disabled by letting I_{LIMIT} pin be open-circuited, such as:

$$I_{LIMIT.adj} = I_{LIMIT} \times \frac{R_{\chi}}{46k\Omega + R_{\chi}} > I_{ds.peak}$$
(15)

where I_{LIMIT} is pulse-by-pulse current limit of the FPS, typically it is 1.8 A. For better noise immunity at I_{LIMIT} pin, a small capacitor (1 nF~100 nF) is recommended.

Selecting the Output Capacitor

The maximum output voltage ripple is determined by the output capacitance and the Equivalent Series Resistance (ESR) of the output capacitor. Since the output voltage ripple by capacitance is negligibly small when over than 100 μ F is selected, the output ripple is mostly determined by the ESR of output capacitor:

$$C_{O.recommend} = \frac{5}{8 \cdot ESR \cdot f_s} \tag{16}$$

$$Ripple = \left(\frac{1}{8C_o f_s} + ESR\right) \times \Delta I \approx ESR \times \Delta I \tag{17}$$

where $C_{O.recommend}$ is the recommended output capacitance, typically is larger than 100 μ F.

Designing the Feedback Network

The feedback network is comprised of one diode for sensing output voltage, one capacitor to maintain sensed output voltage during the SenseFET turn-on period, and two resistors to determine output voltage, as shown in Figure 15.



Figure 15. Feedback Network

The IC ground is pulsed between input DC voltage and the ground of output voltage when the SenseFET is turned on and freewheeling diode is conducted. Output voltage is sensed through a feedback diode (D_{FB}) during the conduction time of the freewheeling diode. The feedback diode is typically selected to remove the difference of forward-voltage drop between the feedback diode and the freewheeling diode. As this voltage difference is increased, the output voltage regulation can degrade.

Since the output voltage is sensed only during freewheeling diode conduction time, a feedback capacitor helps maintain sensed output voltage, especially for Burst Mode operation. A value larger than 1 μ F is typically recommended. Larger feedback capacitance results in better output voltage regulation performance.

Two feedback resistors determine output voltage, as in Equation (18), and, by reducing the voltage difference between sensed output voltage (V_O) and feedback capacitor voltage (V_{FB} *), more accurate output control is possible:

$$V_{FB}^* \approx V_O + K_{REG} \times I_O = 2.5V \times \frac{R_A + R_B}{R_B}$$
(18)

where K_{REG} is regulation factor regarding mismatched voltage between output voltage (V_O) and feedback capacitor voltage (V_{FB}*). It is typically 2 [V/A].

Determining Compensation Network

Because the FSL336LR employs current-mode control and a transconductance amplifier (gm amp) internally, a compensation network can be implemented simply. As illustrated on Figure 16, a two-pole and one-zero circuit can secure enough phase margin and bandwidth.



Figure 16. Compensation Network

The current control factor, K, is defined as:

$$K = \frac{I_{ds.peak}}{V_{COMP}} = \frac{I_{LIMIT}}{V_{COMP.sat}}$$
(19)

where $I_{ds,peak}$ is the peak drain current and V_{COMP} denotes the compensation voltage, respectively, for a given fullload condition, I_{LIMIT} is the current limit of the FSL336LR; and $V_{COMP,sat}$ is the compensation saturation voltage, which is typically 2.4 V. To express the small-signal AC transfer functions, the small-signal variations of compensation voltage (v_{COMP}) and output voltage (v_0) are introduced as and \hat{v}_{COMP} and \hat{v}_o . For CCM operation, the control-to-output function of the buck converter applying current-mode control is given by:

$$G_{vc}(s) = \frac{\hat{v}_o}{\hat{v}_{comp}} = G_{vc0} \frac{1 + s / \omega_z}{1 + s / \omega_p}$$
(20)

where K is specified in Equation (19) and R_L is the load resistance of the output port, defined as V_O/I_O . The pole and zero of Equation (20) are expressed as:

$$G_{vc0} = K \cdot R_L$$

$$\omega_z = \frac{1}{ESR \times C_o} \& \omega_p = \frac{1}{(ESR + R_L) \times C_o}$$
(21)

where ESR is equivalent series resistance of the output capacitor and C_0 is the output capacitance.

For DCM operation, the control-to-output transfer function of the buck converter adopting current-mode control is given by:

$$G_{vc}(s) = G_{vc0} \cdot \frac{1 + s/\omega_z}{1 + s/\omega_p}$$

$$G_{vc0} = K \cdot V_o \cdot \frac{V_{DC}/V_o - 1}{2 \cdot V_{DC}/V_o - 3} \cdot \sqrt{\frac{2 \cdot \eta \cdot L \cdot f_s}{P_o \left(1 - \frac{V_o}{V_{DC}}\right)}}$$

$$\omega_z = \frac{1}{ESR \times C_o}$$

$$\omega_p = \frac{2 - 3 \cdot V_o/V_{DC}}{C_o \left[2 \cdot ESR + R_L + (3 \cdot ESR + R_L) \cdot V_o/V_{DC}\right]}$$
(22)
(23)

where η is the efficiency of the converter and V_{DC} is the input DC voltage.

Figure 17 shows the variation of a CCM converter control-tooutput transfer function for various input voltages. DC gain, pole, and zero do not change for different input voltages.



Figure 18 shows the variation of a DCM converter controlto-output transfer function for various input voltages. It has the lowest DC gain at low-line input condition.



 1Hz
 10Hz
 <th1

Figure 19 shows the variation of the converter control-tooutput transfer function for variation in the output load current. Both CCM and DCM operation have similar variation, where gain is increased and pole is decreased as output load is decreased.



The transfer function of the compensation network is obtained as:

$$G_{vc}(s) = \frac{1 + s / \omega_{zc}}{(s / \omega_{pcl}) / (1 + s / \omega_{pc2})}$$
(24)

$$\omega_{pc1} = \frac{g_m \cdot R_B}{(C_{F1} + C_{F2}) \cdot (R_A + R_B)},$$

$$\omega_{pc2} = \frac{1}{R_F} \left(\frac{1}{C_{F1}} + \frac{1}{C_{F2}} \right) \& \quad \omega_{zc} = \frac{1}{R_F C_{F1}}$$
(25)

where R_A and R_B are defined in Figure 15 and R_F , C_{F1} and C_{F2} are shown in Figure 16.



Design Tips for Compensation Network

- a) To secure enough phase margin compensation, the second pole (f_{pc2}) and zero (f_{zc}) should be separated as much as possible. Large C_{F1} and small C_{F2} are recommended.
- b) For wide bandwidth of transfer function, compensation zero (f_{zc}) should be as small as possible.
- c) The recommended minimum capacitance of C_{F2} is 100~470 pF to avoid noise.

Based on design tips; typically 220 pF, 220 nF, and 75 k Ω are recommended for C_{F2}, C_{F1}, and R_F, respectively.

Selecting Dummy Load Resistor

Since the feedback capacitor voltage sensed from output voltage is not accurately matched with output voltage, the output voltage regulation can be poor at light-load condition. The dummy load resistor increases output load and this small load helps output voltage regulation at light-load condition. A $5{\sim}20$ k Ω resistor is typically selected.

Design Example

Application	Output Power	Input Voltage Range	Output Voltage / Maximum Current
Home Appliance and Industrial Auxiliary Power	7.08 W	85-265 V _{AC}	15 V / 0.45 A and 3.3 V / 0.1 A

Description of Schematic

- Full-wave rectification is selected for AC line rectification.
- For better EMI performance, X-cap (CX1), two fixed inductors instead of line filter (LF001), and Pi-type filter (C1, C2, L1, L2, and R1) are selected.
- For small standby power consumption, V_{CC} is externally supplied from output voltage through D5 and R2.
- C8 is used on the I_{LIMIT} pin for better noise immunity.
- Small SMD type (1 μF) is used for V_{CC} capacitor.
- Coupled inductor is used for 3.3 V output without much loss on positive voltage regulator (U2).





Part #	Value	Note	Part#	Value	Note	
IC			Capacitor			
U1	FSL336LRN	Fairchild Buck Switch	C1	10 µF	400 V Electrolytic Capacitor	
U2	KA78RH33	Fairchild Voltage Regulator	C2	10 µF	400 V Electrolytic Capacitor	
	Resistor			220 µF	25 V Electrolytic Capacitor	
R0	NC	5% 1206 SMD	C4	47 µF	25 V Electrolytic Capacitor	
R1	4.7 kΩ	1% 1206 SMD	C5	2.2 µF	0805 SMD	
R2	10R	5% 0805 SMD	C6	NC	50 V Electrolytic Capacitor	
R3	120 kΩ	1% 0805 SMD	C7	1 µF	0805 SMD	
R4	23.2 kΩ	1% 0805 SMD	C8	1 nF	0805 SMD	
R5	NC	1% 0805 SMD	C9	220 nF	0805 SMD	
R6	75 kΩ	5% 0805 SMD	C10	220 pF	0805 SMD	
R7	10 kΩ	5% 0805 SMD	C11	47 µF	25 V Electrolytic Capacitor	
R8	NC	5% 1206 SMD	CX1	100 nF	X-Cap 250 V _{AC}	
R9	NC	5% 1206 SMD	Diode			
R10	3.3 kΩ	5% 1206 SMD	D3	ES1J	Fairchild Super-Fast Diode	
R11	3.3 kΩ	5% 1206 SMD	D4	ES1J	Fairchild Super-Fast Diode	
	Inductor D5 1N4148 Fairchild Sig			Fairchild Signal Diode		
LF001	330 µH *2	Axial Type	D6	ES1J	Fairchild Super-Fast Diode	
L1	330 µH	Axial Type	BR1	MB6S	0.5 A 600 V Bridge Diode	
L2	Jumper Wire	Axial Type	Varistor			
L3	749196521	Flexible Transformer EFD20	VZ1	471KD07	Varistor 7Φ 470 V	
	I	Fuse				
F1	1 A	250 V Radial Type				

Table 3. Bill of Materials for Evaluation Board

Experimental Results

Table 4. No-Load Input Wattage, Full-Load Efficiency, IC Temperature, Experimental Result

Input Voltage	Input Wattage (No Load)	Efficiency (Full Load)	IC Temperature (Full Load)
85 V / 60 Hz	0.083 W	77.38%	58°C
110 V / 60 Hz	0.083 W	78.35%	54°C
230 V / 60 Hz	0.094 W	77.68%	61°C
265 V / 60 Hz	0.099 W	76.79%	65°C

Experimental Waveforms



Figure 22. Normal Operation at Input Voltage 85 V_{AC} (CH1: V_{DS}, CH2: V_{CC})



Figure 24. Burst Operation at Input Voltage 85 V_{AC} and No Load (CH1: V_{DS}, CH2: V_{CC})



Figure 23. Normal Operation at Input Voltage 265 V_{AC} (CH1: V_{DS} , CH2: V_{CC})





Output Voltage Regulation, Experimental Results



Figure 26. 15 V Output Voltage Regulation

Conduction Electromagnetic Interference (EMI) Performance





Appendix A — Design Guideline of Coupled Inductor

An LDO, which is directly connected to for multi-output as illustrated on the Figure 29, has poor efficiency and temperature performance on the LDO itself. To avoid these problems, a coupled inductor is typically selected (*see Figure 30*). An advantage of coupled inductor is achieving isolation between the two outputs through different ground connections. This appendix describes step-by-step design guideline as well as basic operation of a coupled inductor.



Figure 29. Circuit Diagram of Multi-Output Buck Converter with LDO



Figure 30. Typical Circuit Diagram of Buck Converter Adopting Coupled Inductor

Step 0: Describe Operation of Buck Converter Adopting Coupled Inductor

When the internal SenseFET is turned on, the freewheeling diode is blocked and the V_{DC} - V_{Om} is applied to the master side of the coupled inductor. According to the winding notation, the applied voltage on the slave side (V_{Ns}) is the applied voltage to the master side, divided by turn ratio. Since this V_{Ns} is negative, the output diode for slave output is blocked. During this period, the energy is not delivered to the slave output.

When the freewheeling diode is conducted, the applied voltage on the master side of the coupled inductor (V_{Nm}) is the sum of the master output voltage (V_{Om}) and the forward-voltage drop of the freewheeling diode (V_{Fm}) . Since V_{Nm} is negative, V_{Ns} is positive and the output diode for the slave output is conducted. The slave output voltage (V_{Os}) is determined when the freewheeling diode is conducted.

- The description of coupled inductor operation when the gate of FSL336LR turns on:
 - The applied voltage on master side (V_{Nm}): $V_{Nm} = V_{DC} - V_{Om}$.
 - The applied voltage on slave side (V_{Ns}): $V_{Ns} = -(V_{DC} - V_{Om}) \cdot N_s / N_m$.

The description of coupled inductor operation when the freewheeling diode is conducted:

The applied voltage on master side (V_{Nm}):

$$V_{Nm} = -(V_{Om} + V_{Fm})$$
.

- The applied voltage on slave side (V_{Ns}): $V_{Ns} = (V_{Om} + V_{Fm}) \cdot N_s / N_m$.

where V_{DC} is DC input voltage. The number of windings of master and slave output are represented by N_m and $N_s.$ V_{Om} and V_{Fm} denote the output voltage and the forward-voltage drop of the freewheeling diode, respectively.



Figure 31. Waveforms of the Applied Voltage on Slave Side of Coupled Inductor and Slave Output Voltage

The slave output voltage is described as:

 $V_{Os} = (V_{Om} + V_{Fm}) \cdot N_s / N_m - V_{Fs}$

where V_{Fs} is forward-voltage drop of the slave output diode.

Step 1: Calculate Inductance and Maximum Drain Current Peak

The inductance operating with Boundary Conduction Mode (BCM) at minimum input DC voltage is represented in Equation (8) and the inductance is selected as below.

- L > L_{Boundary} for CCM operation
- L < L_{Boundary} for DCM operation.

where
$$L_{Boundary} = \frac{\eta \cdot \left(1 - \frac{V_{Om}}{V_{DC.min}}\right) \cdot \left(V_{Om} + V_{Fm}\right)^2}{2 \cdot P_O \cdot f_s}$$

Based on the operation mode, the maximum drain current peak is decided as below:

$$I_{ds,peak} = \frac{P_o}{\eta (V_{om} + V_{Fm})} + \frac{\left(1 - \frac{V_{Om}}{V_{DC,min}}\right) (V_{Om} + V_{Fm})}{2L f_s}$$

for CCM operation.
$$\boxed{2 \left(1 - \frac{V_{Om}}{V_{DC}}\right) P_o}$$

$$I_{ds,peak} = \sqrt{\frac{2\left(1 - \frac{V_{Om}}{V_{DC,\min}}\right)P_O}{\eta L f_S}} \text{ for DCM operation.}$$

where $V_{DC.min}$ is the minimum DC input voltage.

Step 2: Determine Core Size of Coupled Inductor

Before selecting the coupled inductor size, the current limit is able to be adjusted to optimize the core size as below.

$$I_{LIMIT.adj.min} = I_{LIMIT.min} \times \frac{R_X}{46kQ + R_X} > I_{ds.peak.ma}$$

where I_{LIMIT.min} denotes the minimum pulse-by-pulse current limit and R_X is the external resistor on the I_{LIMIT} pin.

Since the couple inductor of buck converter operates similar to the transformer of a flyback converter, as illustrated in Step 0; typical cores, such as EI, EE, and EF type can be selected from Table 5.

Table 5. Core Selection Table (for Universal Input Range, f_s=50 kHz and P_o=5~10 W)

El Core		EE	Core	EF Core		
Size	$A_e (mm^2)$	Size	$A_e (mm^2)$	Size	A _e (mm ²)	
EI12.5	14.4	EE16	19.0	EF12.6	13.0	
EI16	19.8	EE19	23.0	EF16.0	20.1	
EI19	24.0	EE20	31.0	EF20.0	33.5	

Step 3: Calculate Minimum Primary Turns

With the chosen core, the minimum number of turns for the master side to avoid the core saturation is given by:

$$N_{m.\min} = \frac{L_{\max} \cdot I_{LIMIT.adj.\max}}{B_{sat} \cdot A_e}$$
$$I_{LIMIT.adj.\max} = I_{LIMIT.\max} \times \frac{1}{464}$$

where

 $\frac{A_x}{46k\Omega + R_x}$; L_{max} is the maximum value of the inductance, B_{sat} is the saturation flux density; and Ae denotes the cross-sectional area of the core.

Step 4: Determine the Number of Turns for **Master and Slave Outputs**

The numbers of turns for master and slave side are determined as below:

$$\begin{split} N_m &> N_{m.\min} \\ N_s &= \frac{V_{Os} + V_{Fs}}{V_{Om} + V_{Fm}} \, N_s \end{split}$$

Step 5: Determine Wire Diameter for Each Winding Based on RMS Current

The rms currents of each winding are obtained as below.







Figure 33. Waveform of Slave Output Diode Current in CCM Operation

$$I_{L,rms} = \sqrt{\left(\frac{P_{O}}{\eta(V_{Om} + V_{Fm})}\right)^{2} + \left(\frac{1 - \frac{V_{Om}}{V_{DC.min}}}{Lf_{s}}(V_{Om} + V_{Fm})\right)^{2}\frac{1}{12}}$$

RMS value of master side inductor current in CCM.

$$I_{s.rms} = \sqrt{\frac{I_{Os}^{2}}{1 - \frac{V_{Om} + V_{Fm}}{V_{DC.min}}}} + \frac{(V_{Os} + V_{Fs})^{2}(1 - \frac{V_{Om} + V_{Fm}}{V_{DC.min}})^{3}}{12[Lf_{s}(N_{s} / N_{m})]^{2}}$$

RMS value of slave output diode current in CCM.



Figure 34. Waveform of Inductor Current of Master Side in DCM Operation



Figure 35. Waveform of Slave Output Diode Current in **DCM Operation**

$$I_{L.rms} = \sqrt{\frac{\left(1 + \frac{V_{Om} + V_{Fm}}{V_{DC.min}}\right)}{V_{DC.min}}} \sqrt{\frac{8\left(1 - \frac{V_{Om}}{V_{DC.min}}\right)P_{O}^{3}}{9Lf_{S}\eta^{3}}}$$

RMS value of master side inductor current in DCM.

$$I_{s.rms} = I_{Os} \sqrt{(V_{Om} + V_{Fm})} \sqrt{\frac{8\eta \left(1 - \frac{V_{Om}}{V_{DC.min}}\right)}{9P_O f_s L}}$$

RMS value of slave output diode current in DCM.

where I_{Os} is the slave output load.

Current density of 6~10 A/mm² is typically recommended. To avoid severe eddy current losses, avoid diameter >0.5 mm.

AN-4159

Appendix B — Equation Details

Equation 2: Minimum DC Input Voltage

The voltage ripple at the DC link capacitor can be calculated with the power delivered to converter system.

$$\frac{1}{2}C_{DC}(2V_{AC.\min}^{2}-V_{DC.\min}^{2}) = P_{in}\frac{(1-D_{CH})}{f_{L}}$$

for half-wave rectification.

$$\frac{1}{2}C_{DC}(2V_{AC.\min}^{2} - V_{DC.\min}^{2}) = P_{in}\frac{(1/2 - D_{CH})}{f_{L}}$$

for full-wave rectification.

Therefore, the calculation methods for minimum DC input voltage are:

$$V_{DC,\min} = \sqrt{2V_{AC,\min}^2 - \frac{2P_O \times (1-D_{CH})}{\eta \times C_{DC} \times f_L}}$$

for half-wave rectification.

$$V_{DC,\min} = \sqrt{2V_{AC,\min}^2 - \frac{2P_O \times (1/2 - D_{CH})}{\eta \times C_{DC} \times f_L}}$$

for full-wave rectification.

Since D_{CH} in the above equations is difficult to estimate exactly, calculating $V_{DC,min}$ through the below two simultaneous equations is an alternative. Equation A is about the input voltage discharging waveform by input power. Equation B is about AC input voltage waveform. Through these equations, a more exact minimum input voltage can be calculated without the estimation of D_{CH} .



Equation A:
$$V_{DC.min} = V_{AC.min} \sqrt{2} - \frac{P_O}{\eta \times C_{DC} \times V_{AC.min} \sqrt{2}} t_{AC_dis}$$

Equation B: $V_{DC.min} = V_{AC.min} \sqrt{2} \times \cos 2\pi f_L (t_{AC_dis} - \frac{1}{2f_L} AC_F)$

where AC_F is 0 for half-wave rectification and 1 for full-wave rectification.

Equation 7: Inductance at Boundary Conduction Mode

To be operated in BCM, the average value of inductor current should be identical to the half of the ripple of inductor current, as shown below.



Figure 39. Inductor Current at CCM

$$\begin{split} I_{L} &= \frac{1}{2} \varDelta i_{L} \\ &= > \frac{I_{in}}{D} = \frac{(V_{DC.\min} - V_{O})D}{2L_{boundary}f_{S.HIGH}} \\ &= > \frac{I_{in}}{V_{OUT} / V_{DC.\min}} = \frac{(V_{DC.\min} - V_{O})V_{OUT} / V_{DC.\min}}{2L_{boundary}f_{S.HIGH}} \end{split}$$

The inductance to be operated in BCM is:

$$L_{boundary} = \frac{\eta (1 - \frac{V_O}{V_{DC.min}}) V_{OUT}^2}{2 f_{S.HIGH} P_O}$$

Equation 8, 11: Operating Switching Frequency and Drain Peak Current at CCM

By Green Mode levels (refer to Figure 11):

$$f_{S} = \frac{f_{S.HIGH} - f_{S.LOW}}{V_{GREEN.HIGH} - V_{GREEN.LOW}} (V_{COMP} - 0.8V) + 22kHz$$

The relationship between V_{COMP} and $I_{\text{ds.peak}}$ is:

$$V_{COMP} = \frac{2.4V}{I_{LIMIT} - SL \times t_{CLD} + \frac{V_{DC.min} - V_O}{L} \times t_{CLD}} \times I_{ds.peak}$$

The calculation method of I_{ds.peak} for CCM operation is:

$$I_{ds.peak} = \frac{I_{in}}{D} + \frac{\Delta I_{L}}{2} = \frac{P_{O}}{\eta V_{OUT}} + \frac{(V_{DC.min} - V_{O})V_{OUT} / V_{DC.min}}{2Lf_{S}}$$

For simplicity, some of constants are substituted as:

$$\begin{aligned} \alpha &= \frac{f_{S.HIGH} - f_{S.LOW}}{V_{GREEN.HIGH} - V_{GREEN.LOW}}, \ \beta &= \frac{P_o}{\eta V_{DC.min}}, \\ \gamma &= \frac{2.4V}{I_{LIMIT} - SL \times t_{CLD} + \frac{V_{DC.min} - V_o}{L} \times t_{CLD}} \end{aligned}$$

There are two simultaneous equations having two variables, $I_{ds,peak}$ and f_s :

Equation A:
$$f_s = \alpha(\gamma \cdot I_{ds.peak} - 0.8V) + 22kHz$$

Equation B: $I_{ds.peak} = \beta \frac{V_{DC.min}}{V_{OUT}} + \frac{(V_{DC.min} - V_O)V_{OUT}/V_{DC.min}}{2Lf_s}$

Equation 9, 12: Operating Switching Frequency and Drain Peak Current at DCM

As above CCM calculation:

$$f_{S} = \frac{f_{S.HIGH} - f_{S.LOW}}{V_{GREEN.HIGH} - V_{GREEN.LOW}} (V_{COMP} - 0.8V) + 22kHz$$

$$V_{COMP} = \frac{2.4V}{I_{LIMIT} - SL \times t_{CLD}} \times I_{ds.pk} \times I_{ds.pk}$$

However, the calculation method of $I_{ds,peak}$ for DCM operation is:

$$I_{in} = \frac{1}{2} I_{ds,peak} D_{1} \quad \& \quad I_{ds,peak} = \frac{V_{DC.min} - V_{o}}{Lfs} D_{1}$$

$$=> I_{in} = \frac{1}{2} \frac{Lfs}{V_{DC.min} - V_{o}} I_{ds,peak}^{2}$$

$$=> \frac{P_{o}}{\eta V_{DC.min}} = \frac{1}{2} \frac{Lfs}{V_{DC.min} - V_{o}} I_{ds.peak}^{2}$$

$$=> I_{ds,peak} = \sqrt{\frac{2(V_{DC.min} - V_{o})}{Lfs} \times \frac{P_{o}}{\eta V_{DC.min}}}$$

For simplicity, some of constants are substituted with the same as for CCM operation:

$$\begin{split} \alpha = & \frac{f_{S.HIGH} - f_{S.LOW}}{V_{GREEN.HIGH} - V_{GREEN.LOW}}, \ \beta = & \frac{P_o}{\eta V_{DC.min}}, \\ \gamma = & \frac{2.4V}{I_{LIMIT} - SL \times t_{CLD} + \frac{V_{DC.min} - V_o}{L} \times t_{CLD}} \end{split}$$

There are two simultaneous equations having two variables, $I_{ds,\text{peak}}$ and $f_{s}\!\!:$

Equation
$$A: f_{s} = \alpha(\gamma \cdot I_{ds.peak} - 0.8V) + 22kHz$$

Equation $B: I_{ds.peak} = \sqrt{\frac{2(V_{DC.min} - V_{o})\beta}{Lf_{s}}}$

Related Datasheets

FSL336LRN – Green Mode Fairchild Buck Switch

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC