Demonstration Note for CS5124 48 V to 5.0 V, 1.0 A Flyback Converter



ON Semiconductor®

http://onsemi.com

DEMONSTRATION NOTE

Description

The CS5124 demonstration board is a fixed frequency, isolated, 48 VDC to 5.0 VDC flyback converter. High efficiency over a wide input voltage range is accomplished by powering the CS5124 controller from a winding on the flyback transformer. Short circuit, overload, and input undervoltage protection are all accomplished by integrated CS5124 circuitry. The demonstration board also accomplishes bootstrapping, Soft Start and blanking with a minimal number of discrete components.

Features

- 36 to 75 VDC Input Voltage Range
- 5.0 V, 1.0 A Isolated Output
- $1'' \times 1.6''$ Footprint
- Up to 82% Efficiency
- Input Undervoltage Shutdown and Sleep Mode
- Remote Enable Input
- Overcurrent Protection
- Thermal Shutdown




Figure 1. CS5124 Demonstration Board




Figure 2. Applications Diagram

ABSOLUTE MAXIMUM RATINGS*

Minimum	Maximum	Unit
-0.3	80	V
-	Internally Limited	А
-0.3	6.0	V
-500	+500	VDC
	-0.3 - -0.3	-0.3 80 - Internally Limited -0.3 6.0

 $^{*}T_{A} = 25^{\circ}C$

ELECTRICAL CHARACTERISTICS (T_A = 25°C, 36 V to 75 V, unless otherwise specified.)

Parameter	Test Conditions	Min	Тур	Max	Unit	
Output Voltage	0.15 A < I _{OUT} < 1.0 A	4.85	5.00	5.15	V	
Load Regulation	0.15 A < I _{OUT} < 1.0 A, 36 V < V _{IN} < 75 V	-	0.25	-	%	
Line Regulation	0.15 A < I _{OUT} < 1.0 A, 36 V < V _{IN} < 75 V	-	0.15	-	%	
Transient Regulation and Recovery Time to within 1%	Step between 50% and 75% of maximum load.	-	100 200	-	mV μs	
Output Ripple and Noise	75 V _{IN} @ Full Load (20 MHz BW)	-	200 20	-	mV _{p-p} mV _{rms}	
Efficiency	0.2 A Out 1.0 A Out	-	72 82	-	% %	
ENABLE (Turn-On) Threshold	-	2.30	2.63	2.76	V	
ENABLE Hysteresis	-	170	185	200	mV	
Sleep Mode (Turn-Of f) Threshold	-	1.50	1.83	2.30	V	
Sleep Mode Hysteresis	-	35	85	150	mV	
ENABLE Pin Source Current	ENABLE Pin = 0 V	-	-	1.0	mA	
Sleep Mode Input Current	75 V _{IN}	-	650	1000	μA	
ENABLE/SS Time	Full Load	-	5.0	-	ms	
Undervoltage Lockout (Turn-Of f)	-	28	31	33	V	
Undervoltage Lockout (Turn-On)	-	31	33	35	V	
Undervoltage Lockout Hysteresis	-	-	2.0	-	V	
Overcurrent Limit Threshold	V _{IN} = 36 V V _{IN} = 75 V	-	1.2 1.7	-	A A	
Oscillator Frequency	-	380	400	420	kHz	

PIN DESCRIPTION

Pin Symbol	Function		
+48 VDC	36 to 75 VDC input.		
48 V _{RTN} Return for +48 VDC input.			
ENABLE	This pin is internally pulled up and performs the UVLO function if left open. Pull this pin to between 2.25 V and 2.5 V to stop the converter from switching. Pull this pin to blow 1.5 V to put the converter in sleep mode.		
+5.0 VDC	+5.0 VDC isolated output.		
Isolated Return	Return for +5.0 VDC output and load.		

OPERATING INSTRUCTIONS

Output Load

Input Power

The converter is designed to run with an input voltage between 36 VDC to 75 VDC. Approximately 180 mA of current will be required for full load with a 36 V input. An external load is required for the demo board to run normally at fixed frequency. If the demo board is run with a load less than about 80 mA it will regulate the output at 5.0 V in hiccup mode.




Figure 3. Circuit Schematic

THEORY OF OPERATION

ENABLE/UVLO

R2 and R5 form a divider for the UVLO function. If the ENABLE pin of the supply is left open it will operate in three modes depending on the input voltage. For V_{IN} less than 18 V the supply will be in sleep mode. For V_{IN} between approximately 18 V and 31 V the BIAS section is operational and V_{CC} is regulated to 8.0 V, but the PWM section is disabled. If V_{IN} exceeds 35 V the supply operates normally.

C9 is included on the demonstration circuit to prevent radiated noise from coupling to the ENABLE pin through the ENABLE test point. This part may not be needed with a more typical pcb layout.

The ENABLE pin can also be controlled by open collector logic to perform an ENABLE function. When the ENABLE pin is below 1.5 V the supply will be in sleep mode and input current will be less than 1.0 mA.

V_{CC} Bias

R1 provides a pull-up to turn Q1 on and the BIAS pin sinks current to regulate V_{CC} or turn off Q1. When the IC is operational, but not powered by the flyback winding, V_{CC} will be regulated to 8.0 V by the BIAS pin and Q1. During normal operation, when sufficient energy to power the controller is available from the flyback winding, V_{CC} rises above 8.0 V and the BIAS pin turns Q1 off.

The BIAS pin and associated components form a high impedance node. Care should be taken during pcb layout to avoid connections that could couple noise into this node.

Current Sensing

R8 is the current sense resistor. The turn-on spikes, shown in Figures 16-18, are blanked internally by the CS5124.

During heavy load conditions the primary current is pulse by pulse limited as shown in Figure 19. Under conditions where the current sense pin measures high currents with fast rise-times the CS5124 second threshold will be exceeded the converter will enter a low duty cycle hiccup mode as shown in Figures 20 and 21. The CS5124 Demonstration Board typically reaches this condition only when the input voltage is greater than 65 V and there is a low impedance short across the output pins.

Soft Start & Hiccup Mode

Soft Start capacitor C7 determines the Soft Start time during turn-on, and the dead time when the supply is operating in hiccup mode. During Soft Start there will be a dead time of about 1.5 ms while C7 charges to 1.6 V. The ramp-up time of the output voltage will last about 1-2 ms depending on output load.

During hiccup mode the dead time will be about 1.4 ms while C8 charges from 0.25 V to 1.6 V as shown in Figure 21.

Feedback

R7 and R9 divide the 5.0 V output to the 1.24 V reference of U2. C6 and the Thevenin resistance of R7 and R9 set the low frequency roll-off of U2. R6 sets the maximum current through U2's photodiode and adjusts gain. C3 provides phase boost near the crossover frequency. C8 is primarily for high frequency noise reduction.

DESIGN INFORMATION

Flyback Transformer

The transformer was designed to operate in continuous and discontinuous conduction modes. Running in discontinuous conduction mode at light loads allows for a smaller core size, and by requiring a higher peak current offers a larger current sense signal. Operating in continuous conduction mode during at heavy loads reduces ripple current in the output filter capacitor.

The transformer also runs at less than 50% duty cycle under all conditions. This eliminates the need to choose the transformer inductance to meet slope compensation criteria and in a continuous flyback converter lower duty cycle means lower output filter capacitor ripple.

The V_{CC} flyback winding powers the controller and is clamped to a voltage proportional to the secondary voltage. If the initial turn-off spike is snubbed this winding will provide a regulated V_{CC} voltage. To provide V_{CC} power from the flyback winding rather than the bias circuit during normal operation, the number of turns should be chosen to to provide more than 9.0 V under operating conditions.

Flyback Transformer Design Procedure

- 1. Choose duty cycle less than 50% at low line. For a 400 kHz nominal operating frequency choose $T_{ON} = 1.1 \ \mu s$ and $T_{OFF} = 1.4 \ \mu s$ with 36 V_{IN}.
- 2. Choose primary to secondary ratio.

$$\frac{\mathsf{NP}}{\mathsf{NS}} = \frac{\mathsf{T}_{\mathsf{ON}}}{\mathsf{T}_{\mathsf{OFF}}} \times \frac{\mathsf{V}_{\mathsf{IN}}}{\mathsf{V}_{\mathsf{OUT}}} = \frac{1.1 \ \mu s}{1.4 \ \mu s} \times \frac{36 \ \mathsf{V}}{5.4 \ \mathsf{V}} = \frac{5.2}{1}$$

3. Choose auxiliary to secondary ratio.

$$\frac{NA}{NS} = \frac{V_{CC} + 0.7 \text{ V} + I_{CC} \times R_{SNUB} \times 2}{V_{OUT} + 0.4 \text{ V}}$$
$$= \frac{11.7 + 10 \text{ mA} \times 10 \Omega \times 2}{5.4 \text{ V}} = \frac{2.2}{1}$$

4. Calculate the minimum primary inductance so that the on time at minimum load and maximum V_{IN} is longer than CS5124 blanking plus propagation delay time. (see document number CS5124/D available through the Literature Distribution Center or via our website at http://www.onsemi.com).Minimum load is chosen to be 60 mA.

$$\begin{split} \mathsf{L} &\geq \frac{\mathsf{V}^2 \times \mathsf{D}^2}{\mathsf{P}_{\mathsf{MIN}} \times \mathsf{Freq} \times 2} \\ &= \frac{75^2 \times 0.124^2}{0.52 \; \mathsf{W} \times 400 \; \mathsf{kHz} \times 2} = 208 \; \mu\mathsf{H} \end{split}$$

2/1/1999 5124 Flyback Transformer

DESCRIPTION

Coiltronics ER 14.5, AL-2

where

Т

and

$$P_{MIN} = \frac{(V_{OUT} \times I_{OUT}) + P_{CS5124}}{Efficiency}$$
$$= \frac{(5.3 \text{ V} \times 60 \text{ mA}) \times 100 \text{ mW}}{0.8} = 52 \text{ W}$$

5. Choose core type and design the transformer using standard techniques. The winding sheet for the demo board transformer is shown in Figure 4.

10, 11, 12	
7, 8, 9	
LEAD TERM	

ITEM

CORE

BOBBIN

TAPE CLIP

TRANSFORMER WINDING DATA	

AL = 2.16E-07

MLT = 1.06

2						
	30	32	1	0.431	1.9E-04	1, 2
4						
	14	32	1	0.201	4.2E-05	1
1 3	6	31	3	0.023	7.8E-06	1
LEAD TERM	TURNS	WIRE SIZE	# of Wires	RNOM	LNOM	NOTES

Notes:

1. Start all windings together. (The number of turns are the total for each winding.)

2. Finish with tape.

3. A minimum of 500 V isolation is required.

Figure 4. Winding Sheet for the Demo Board Transformer

Output Filter

Figure 5 shows the output filter ripple currents at low line and full load. The lower left section shows current supplied to the output by the output filter while the main switch (Q2) is on. The lower right section shows current supplied to the output by the transformer secondary when Q2 is off (during flyback). The upper right shows current supplied by the transformer secondary to recharge the output filter. The total charge in the upper right section must be equal the (dis)charge in the lower left during steady state. The RMS current in the output filter capacitor (C5) is \cong 1.0 A. Due to the high di/dt in the output filter of flyback converters, spikes on the output are nearly impossible to eliminate with one filter stage. In this design the output filter sees approximately a 2.0 A step current in 50 ns. With such a high di/dt just 3.0 nH (a typical via is 0.7 nH) of inductance in a single stage output filter will produce a 120 mV spike. See Figure 11. If this spike is unacceptable a second filter stage, as shown in Figure 12, using a ferrite bead (Steward HI0805N410R) and a ceramic capacitor can reduce the spike to the magnitude shown in Figure x. (The feedback connection should also be moved to connect to the 1.0 μ F filter capacitor.)




Figure 5. Output Filter Currents




Figure 6. Second Output Filter Stage

Current Sense Resistor Selection

The current sense resistor (R8) value is chosen to keep the peak voltage of the current sense waveform below the CS5124 1st Threshold during normal operation. The peak primary current can be calculated by dividing the secondary peak current (in Figure 5) by the transformer ratio.

$$I_{PRIpk} = I_{SECpk} \times \frac{N_S}{N_P} = 2.27 \text{ A} \times \frac{6}{30} = 0.45 \text{ A}$$

The First Current Sense Threshold decreases with higher duty cycles and should be calculated at maximum duty cycle.


$$\frac{\text{CS5124 1st}}{\text{Threshold}} = \frac{2.9 \text{ V} - 170 \text{ mV}/\mu\text{s} \times \text{TON}}{10} - 60 \text{ mV}$$
$$= \frac{2.9 \text{ V} - 170 \text{ mV}/\mu\text{s} \times 1.1 \text{ }\mu\text{s}}{10} - 60 \text{ mV}$$
$$= 211 \text{ mV}$$

The current sense resistor with a 20% margin is:

$$\mathsf{R}_{\mathsf{SENSE}} = \frac{1 \text{st Threshold}}{\mathsf{IPRIpk} \times 1.2} = \frac{211 \text{ mV}}{0.45 \text{ V} \times 1.2} = 391 \text{ m}\Omega$$

TYPICAL PERFORMANCE CHARACTERISTICS

The figures below show typical performance of the CS5124 Demo Board. Unless noted all waveforms were taken with the 20 MHz filter option selected on the oscilloscope.









Figure 8. Typical Output Efficiency at 1.0 A Out

TYPICAL PERFORMANCE CHARACTERISTICS









at 48 V_{IN} with 0.17A Load




Figure 12. Primary Voltage and Output Ripple with Additional Filter Stage; Ferrite Bead and 1.0 μF Ceramic Capacitor-Full Bandwidth Measurement




Figure 14. Transient Response 0.6 A to 1.0 A Step










Figure 15. Control Loop at 48 V_{IN}, 0.5 A Out

















Figure 18. Current Sense 75 VIN, 0.15 A Out Expanded






TYPICAL PERFORMANCE CHARACTERISTICS












Figure 22. V-I Curves During High Output Currents and 36 V_{IN}

Location	0.15 A Output	1.0 A Output	Shorted Output (~2.5 A)
Ambient	24°C	25°C	26°C
PCB (below U1 & U2)	27°C	31°C	37°C
U1	42°C	46°C	52°C
U2	28°C	36°C	46°C
Q2	31°C	40°C	46°C
T1	30°C	45°C	67°C
D1	28°C	43°C	72°C

Figure 24. Component Temperature at 48 V_{IN}

BILL OF MATERIALS

ltem	Qty	Reference	Part	Mfg. & P/N	Distributor
Converte	er				
1	1	C1	cer, 0.1 μF, 100 V, 1206	F, 100 V, 1206 TDK C3216X7R2A104K	
2	1	C2	cer, 1.5 μF, 100 V	TDK C5750XR72A155K	TDK
3	1	C3	cer, 0.022 μF, 50 V, 0805	TDK C2012X7R1H223K	TDK
4	1	C4	0.47 μF, 25 V, 1206	TDK C3216X7R1E474K	TDK
5	1	C5	47 μF, 6.3 V	Panasonic EEFCDOJ470R	Digi-Key 800-344-4539
6	2	C6, C7	cer, 0.01 µF, 50 V, 0805	TDK C2012X7R1H103K	TDK
7	2	C8, C9 Note 1	cer, 1000 pF, 50 V, 0805	TDK C2012X7R1H102K	TDK
8	1	D1	Schottky	ON Semiconductor MBRD360	Newark
9	1	D2	Diode	ON Semiconductor BAS16LT1	Newark
10	1	L1	Inductor, 10 µH	J.W. Miller PM43-100M	Newark
11	1	Q1	MOSFET, 100 V	Zetex ZVN3310A	Digi-Key
12	1	Q2	MOSFET, 200 V, 0.8 Ω	International Rectifier IRFR220	Newark
13	1	R1	res, 510 k, 0805	Panasonic ERJ-6GEYJ514V	Digi-Key
14	1	R2	res, 200 k, 1%, 0805	Panasonic ERJ-6ENF2003V	Digi-Key
15	1	R3	res, 47 Ω, 0805	Panasonic ERJ-GEYJ470V	Digi-Key
16	1	R4	res, 10 Ω, 0805	Panasonic ERJ-GEYJ100V	Digi-Key
17	1	R5	res, 17.4 k, 0805	Panasonic ERJ-6ENF1742V	Digi-Key
18	1	R6	res, 1.0 k, 0805	Panasonic ERJ-GEYJ103V	Digi-Key
19	1	R7	res, 30.1 k, 0805	Panasonic ERJ-6ENF3012V	Digi-Key
20	1	R8	res, 0.39 Ω, 1%, 0805	Panasonic ERJ-6RQFR39V	Digi-Key
21	1	R9	res, 10 k, 1%, 0805	Panasonic ERJ-6ENF1002V	Digi-Key
22	1	T1	Transformer	Coiltronics CTX15-14514	Cooper Electronic Technologies 561-752-5000 www.cooperet.com
23	1	U1	Current Mode Controller	ON Semiconductor CS5124-DR8	ON Semiconductor 401-885-3600
24	1	U2 Note 2	Optoisolated Feedback Amp	Texas Instruments TPS5908	Wyle 781-271-9953

Miscellaneous

1	4	TP1, 2, 4, 5	Turret Terminal	Cambion 160-1558-02-01-00	Newark
2	10	TP3, 6-14	Single Pin Header	Winpoint 201-01-S-3-02-T	-
3	4	F1-4	Standoff	Bumpons (Digi-Key) SJ5003-0-ND	Digi-Key

1. For the Rev-0 printed circuit, C9 is a leaded component on the solder side.

2. TPS5908 is now an obsolete part and may be replaced by a TLV431 and an MOC8106.

PCB LAYOUT




Figure 25. Top (Component) Layer




Figure 26. Bottom (Solder) Layer

ON Semiconductor and **W** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death wits such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.