

ON Semiconductor

Design Note – DN06062/D

Reference Design for LCD TV LED Backlighting

Device	Application	Input Voltage	Output Power	Topology	I/O Isolation
NCP1294	LCD TV Back Lighting	24 V _{DC}	25 W	Flyback	NONE

Specifications					
DC Input	22V – 26V				
Output Voltage	190V to 230V				
Output Current	110 mA regulated				

Circuit Description

This circuit is proposed for driving a series string of white LEDs with a forward voltage up to 230V for use in LCD TV Backlighting.

The Flyback topology was selected due to the high transfer ratio from Vin to Vout. Having a transformer with a turns ratio allows operation at more reasonable duty cycles thus improving efficiency and transient performance. The need for fast transient response during dimming makes discontinuous mode the best choice for operation.

The dimming input is a 500 HZ to 1KHz logic level pulse train that sets the overall intensity of the LED string by turning the LEDs off and on at a specific duty cycle. LED color degradation is avoided by having fixed LED current during the dim signal high and zero LED current during the dim signal low.

Figure 1 shows a schematic of the reference board.



Key Features

- 500 HZ to 1.5 KHz Duty Cycle Dimming
- Discontinuous Mode Flyback
- Wide output operation voltage
- Regulated LED current
- Open LED Protection
- Output Short Circuit Protection



DN06062/D

Basic Power Topology

The principle of the Discontinuous Flyback converter is fairly simple (see Figure 2):

While the power MOSFET is in the ON state, the input voltage source is directly applied to the primary of the coupled inductor. Current ramps linearly in the primary since no current can flow in the secondary due to the blocking diode on the secondary. Under these conditions the transformer is really functioning as a coupled inductor. This results in accumulated energy in the core. During this time all of the current needed to supply the load is provided by the output capacitor since the blocking diode is reverse biased. The voltage stress on the output Diode during this time due to transformer action is:

$$Vin \frac{Ns}{Np} + Vout$$

When the MOSFET turns OFF, the voltage on the secondary is forced to flip and conduction to the load commences. Since the output voltage is fixed with the output capacitance, current ramps down linearly flowing both to the load and the output capacitor. The voltage stress on the MOSFET Drain during this time due to transformer action is:

$$Vin + Vout \frac{Np}{Ns}$$

Once the current reaches zero, the MOSFET Drain voltage falls toward Vin. Since the magnetizing inductance in series with the MOSFET parasitic Drain-to-Source capacitance forms a tuned circuit a resonance voltage waveform is typically created. That resonance is:

$$\frac{1}{2\pi\sqrt{LpriCds}}$$

It is advantageous to select the capacitance, inductance and operating frequency to coincide with the lowest portion of this resonance just prior to start of a new switching cycle (See figure 3). This will minimize turn ON switching loss in the system.



Figure 2 – Flyback Operation



Figure 3 – MOSFET Drain Voltage

The initial spike seen on the Drain is a function of leakage inductance in series with the Drain-to-Source capacitance of the MOSFET. The resonance is:

$$\frac{1}{2\pi\sqrt{LleakCds}}$$

C16 and R11 are installed in series across the transformer primary winding to snub this turn OFF waveform. Similar snubbers are installed across the output rectifiers to reduce local leakage inductance based ringing.

Input Regulator Regulation

The Circuit in Figure 4 is used to create a regulated 7Volts for the NCP1294 to operate. The input regulator is a simple Emitter Follower with a Zener diode to set the base voltage. A three winding transformer could be used to back bias this supply, but care must be taken to understand the output variation on the winding voltage since the main output id current regulated.



Figure 4 – Input Regulator

Current Loop

R11 is used to sense the inductor current and is fed to the FB pin of the NCP1294. When not in dimming mode, M2 and M5-A FETs are in the ON state allowing basic closed loop operation. Closing the voltage loop around R1 makes the output current 1.26V/11.5Ohms = 109.5mA. C9 is the integrating capacitor that stabilizes the main current loop.

DN06062/D



Figure 5 – Current Sense

Input Voltage Feed-Forward Ramp

R23 and C3 form an RC network that sets the ramp voltage for the internal PWM loop. Deriving the voltage from Vin is beneficial to line rejection since perturbations on the input are directly offset in the modulator stage.

Soft Start

Flyback power converters must be soft started to avoid saturation level currents from developing in the primary winding. This is achieved by feeding the soft start voltage into the Iset pin of the NCP1294. This allows for a variable current limit trip that increases as the Soft Start Capacitor charges at start up.

PWM Dimming Circuit

The PWM dimming circuit is comprised of a number of MOSFET switches that alternate current in the LED load from a fixed regulation level (110mA Nominal) to zero current. Variation of the duty cycle of the switches results in reduction in current that is linear with respect to Duty Cycle. The nominal rate of dimming is between 500Hz and 1.5KHz.

Dimming is done by opening the LED current path as well as the feedback path. Also switching is halted to prevent additional energy during LED OFF periods.

The TTL level PWM dimming signal is passed through M6-A gate which feeds an inverting stage comprised of M4-B and M4-B driver transistors. R17 prevents shoot through currents in the driver stage. The inverted dimming signal turns off M2 which opens the LED current path. Simultaneously, M5-A is turned OFF which prevents discharge of C10 during the open current loop stage. This stores the feedback voltage level during the LED OFF period, thus preventing the error amplifier from railing.

The dim signal is also sent to the gate of M6-B which pulls the FF pin to Vref voltage. This disable switching while avoiding fault conditions during the LED OFF period.



Figure 6 – Flyback Transformer Specifications

Protection Features -

Input UV Lockout

R19 and R25 and C2 set the Input Under Voltage Lockout level. UVLO is calculated by:

$$Vuvlo = Vuvref\left(1 + \frac{R19}{R25}\right)$$

Pulse by Pulse Current Limit

R12 is used to sense an limit primary peak current. R13 and C6 are used to filter leading edge current spike created by leakage inductance and gate driver currents. The Iset voltage is set with the R21 and R4 divider from Vref. The peak current trip point is calculated by:

$$Ipk = \frac{Vref(R4)}{(R21 + R4)} \frac{1}{R12}$$

LED Open Circuit Protection

Since this is a current regulated loop, open circuit voltage could be a potential problem if it were not specifically limited. This design utilizes the OV pin of the NCP1294 and the R27 and R26 divider ratio. Vopen loop is calculated by:

$$Vov = Vovref\left(1 + \frac{R27}{R26}\right)$$



DN06062/D

Qty	Reference	Value	Part Number	Description	Manufacturer	PCB DECAL
1	T1		750311176	Flyback Transformer	Wurth	750311176-CUT
1	C5	0.1uF	ECJ-1VB1C104K	Ceramic Chip Capacitor	Panasonic	0603CAP
1	C8	1.0uF	ECJ-1VF1E105Z	Ceramic Chip Capacitor	Panasonic	0603CAP
1	C16	1.5nF	GRM188R72A152KA01D	Ceramic Chip Capacitor	Murata	0603CAP
1	C10	10nF	ECJ-1VB1C103K	Ceramic Chip Capacitor	Panasonic	0603CAP
1	C6	1nF	GRM188F51H102ZA01D	Ceramic Chip Capacitor	Murata	0603CAP
1	C4	1uF	ECJ-1VF1E105Z	Ceramic Chip Capacitor	Panasonic	0603CAP
1	C2	1uF	FCJ-1VF1F1057	Ceramic Chip Capacitor	Panasonic	0603CAP
1	C1	470pF	FCJ-1VC1H471J	Ceramic Chip Capacitor	Panasonic	0603CAP
	C9	56nF	FCJ-1VB1C563K	Ceramic Chip Capacitor	Panasonic	0603CAP
1	C15	56nF	EC.I-1VB1C563K	Ceramic Chip Capacitor	Panasonic	0603CAP
	C3	1 0nF	EC.I-1VC1H102.I	Ceramic Chip Capacitor	Panasonic	0805CAP
	C11	20nF		Ceramic Chip Capacitor	Panasonic	0805CAP
	C12	20pi	EC 1-2VC2D2203	Ceramic Chip Capacitor	Panasonic	0805CAP
	C19	20pF	EC L2VC2D2201	Ceramic Chip Capacitor	Panasonic	0805CAP
	C21	0.1µE		Ceramic Chip Capacitor	Murata	1206CAP
	C13	1005		Coramic Chip Capacitor	Papasonio	12000AI
	C13	1000		Electrolytic Capacitor	Panasonio	
	C14	1.15		Electrolytic Capacitor	Nichicon	ECA 10D
	D1	TUF			ON Semiconductor	
			MDDS200		ON Semiconductor	SIVID
	D3		MBRS3200		ON Semiconductor	SIVIB
	D4	7 5)/	MAR 74604T4C	Zener Diede	ON Semiconductor	
	∠ I I I I	7.5V	NCD1204	Enhanced Voltage Mode DWM Controller	ON Semiconductor	SOIC16
	01	NDN	NGP 1294	Concret Purpose Duel NDN Transister	ON Semiconductor	
		INFIN	NTD12N10T4C	Bewer MOSEET	On Semiconductor	ISUF-0
	IVI I				On Semiconductor	NTD12N10_DPAK
				FOWER MOSFET	On Semiconductor	NTD12NT0_DFAK
	IVI 4		NT JD4105C		On Semiconductor	SOT-303
	Me		NT5D4103C		On Semiconductor	SOT-363
			N1R4501	Popietor	Viebev / Dele	0602055
		1		Resistor	Vishay / Dale	0602055
		104		Resistor	Vishay / Dale	0603055
	R20 R22	10k		Resistor	Vishay / Dale	0602055
	R22	1204		Resistor	Vishay / Dale	0602055
	R 19 P 27	120K		Resistor	Vishay / Dale	0603055
	N27	11/1		Resistor	Vishay / Dale	0602055
	P10	2014	1	Desistor	Vishay / Dale	0603055
	D5	200		Desistor	Vishay / Dale	0603DES
\vdash	D21	220		Posistor	Vishay / Dale	0603055
\vdash	D22	20.7K	1	Desistor	Vishay / Dale	0603055
	D4	6.91		Desistor	Vishay / Dale	0603DES
	D26	7 326		Desistor	Vishay / Dale	0603055
	R20	1.32N 80		Resistor	Vishay / Dale	0603RES
	P25	8K		Resistor	Vishay / Dalo	0603RES
\vdash_{1}	R14	0		Resistor	Vishay / Dale	1206055
\vdash_1		0205		Resistor	Vishay / Dale	1206RES
	R1	11.5		Resistor	Vishay / Dale	1206RES
	R2	150		Resistor	Vishay / Dale	1206RES
	R3	150		Resistor	Vishay / Dale	1206RES
	R28	150		Resistor	Vishay / Dale	1206RES
	R15	180		Resistor	Vishay / Dale	1206RES
	R11	4 99		Resistor	Vishay / Dale	1206RES
	R32	33 onen		Resistor	Vishay / Dale	1206RES
	1.02	open			violitay / Dalo	LUUILU

Table 1 – Bill of materials

Measurements -

Dimming Curve



Efficiency



© 2008 ON Semiconductor.

Disclaimer: ON Semiconductor is providing this design note "AS IS" and does not assume any liability arising from its use; nor does ON Semiconductor convey any license to its or any third party's intellectual property rights. This document is provided only to assist customers in evaluation of the referenced circuit implementation and the recipient assumes all liability and risk associated with its use, including, but not limited to, compliance with all regulatory standards. ON Semiconductor may change any of its products at any time, without notice.

Design note created by Tom Duffy, e-mail: Tom.Duffy@onsemi.com