AND9455/D

How to Use Auxiliary Winding Voltage for Biasing the NCP1602 CSZCD Pin



This application note describes how the NCP1602, primarily designed to work without the need of an auxiliary voltage for ZCD detection, can use the auxiliary voltage for a better CSZCD pin immunity to noise.

Drain Connection for CSZCD Pin (Sensitivity to PCB Parasitics)

When trying to reduce the no-switching standby consumption current by increasing (above 1 M Ω) the impedance ($R_{CS1} + R_{CS2}$) of the CSZCD bridge connected between the drain and the source of the power MOSFET (see Figure 1), the sensitivity of the CSZCD pin to PCB parasitic capacitors is increased, leading in some cases to non-functionality caused for example by a constant false triggering of OCP (Over Current Protection) or OVP (Over Voltage Protection). This is due to the fact that the CSZCD voltage is distorted and internal circuitry cannot work as intended. Recommendations for avoiding such CSZCD pin sensitivity are given in [1].



Figure 1. CSZCD Connection without Auxiliary Winding



ON Semiconductor®

www.onsemi.com

APPLICATION NOTE

Auxiliary Winding Circuit for CSZCD Pin (to Avoid Sensitivity to PCB Parasitics)

To avoid pin CSZCD sensitivity, the circuitry shown in Figure 2 can replace the original circuitry of Figure 1. There is no V_{AUX} voltage reflected by the auxiliary winding when the part does not switch and, consequently, no current is flowing through the R_{CS} resistors so the standby current is not affected by R_{CS} resistors. The total resistance value of the R_{CS} bridge can then be set under the 1-MQ limit originally set to avoid PCB parasitic capacitances and distortion of the CSZCD voltage signal. When an auxiliary winding voltage is available, the circuitry of Figure 2 is then preferred especially in applications where very low standby consumption is important. The only drawback of Figure 2 circuitry is that product options including brown-out detection cannot be used because the controller cannot start switching in this configuration. The reason of this non-functionality is that the brown-out high level can never be reached for allowing the controller to start switching because switching activity is needed for the brown-out level to be sensed through the CSZCD pin.



Figure 2. CSZCD Connection with Auxiliary Winding

Calculations of Component Values Used in CSZCD Circuitry

The CSZCD pin has originally been designed to work with the information contained in the instantaneous drain-source voltage (case of R_{CSI} connected to power MOSFET drain as shown in Figure 1). For the CSZCD pin to work when R_{CSI} is not connected to the power MOSFET drain but to V_X node (see Figure 2), the V_X node (which name also represents the voltage between this node and GND) must be proportional to the instantaneous power MOSFET drain voltage V_{DRAIN} . Let's analyze the waveforms corresponding to Figure 2 schematic.

During the on-time, V_{AUX} voltage is given by:

$$V_{AUX} = -V_{IN} \cdot \frac{N_{AUX}}{N_{PRIM}}$$
 (eq. 1)

Where V_{IN} is the rectified mains voltage, right after the diode rectifier bridge, $N_{AUX} \& N_{PRIM}$ are respectively the number of turns of auxiliary and primary windings of the transformer which primary inductor serves as the PFC boost inductor.

During the demagnetization time, V_{AUX} voltage is given by:

$$V_{AUX} = \left(V_{OUT} - V_{IN}\right) \cdot \frac{N_{AUX}}{N_{PRIM}} \tag{eq. 2}$$

During the dead-time, V_{AUX} voltage is given by:

$$V_{AUX} = V_{DRAIN,AC} \cdot \frac{N_{AUX}}{N_{PRIM}}$$
 (eq. 3)

Where $V_{DRAIN,AC}$ is equal to $V_{DRAIN} - V_{IN}$ (during dead-time V_{DRAIN} is ringing around its mean value which is equal to V_{IN}).



Figure 3. Charge and Discharge of CAUX Capacitor

During the on-time, capacitor C_{AUX} is quickly charged (see Figure 3) through the low value resistor R_{AUX} to a voltage value V_{CAUX} given by:

$$V_{CAUX} = V_{IN} \cdot \frac{N_{AUX}}{N_{PRIM}}$$
 (eq. 4)

The capacitor can only charge up to a greater value given by Equation 4 so it means that the end of one switching cycle, the voltage across C_{AUX} must be such as V_X voltage is slightly negative so during the following on-time C_{AUX} can be charged at the value given by Equation 4. We can also mention that the voltage drop across D_{AUXI} has been neglected to keep simple equations.

During the on-time, by combining Equation 1 and Equation 4 we get:

$$V_X = V_{AUX} + V_{CAUX} = 0 = V_{DRAIN,INST} \cdot \frac{N_{AUX}}{N_{PRIM}}$$
 (eq. 5)

Because $v_{DS}(t)$ during the on-time is equal to zero.

During the demagnetization time, by combining Equation 2 and Equation 4 we get:

$$V_{X} = V_{AUX} + V_{CAUX} = V_{OUT} \cdot \frac{N_{AUX}}{N_{PRIM}} =$$

$$= V_{DRAIN,INST} \cdot \frac{N_{AUX}}{N_{PRIM}}$$
(eq. 6)

During the dead-time, by combining Equation 3 and Equation 4 we get:

$$V_{X} = V_{AUX} + V_{CAUX} = \left(V_{IN} + V_{DRAIN,AC}\right) \cdot \frac{N_{AUX}}{N_{PRIM}} =$$

= $V_{DRAIN,INST} \cdot \frac{N_{AUX}}{N_{PRIM}}$ (eq. 7)

We just have demonstrated that, during on-time, demagnetization time and dead-time, which means whatever time we have:

$$v_{\chi}(t) = v_{DRAIN}(t) \cdot \frac{N_{AUX}}{N_{PRIM}}$$
 (eq. 8)

So $v_X(t)$ is a scaled down (by N_{AUX} / N_{PRIM} which is auxiliary to primary turns ratio) version of $v_{DRAIN}(t)$.

 $v_X(t)$ acts as a scaled down instantaneous drain voltage and is then divided by the resistor bridge made with R_{CS1} and R_{CS2} . In order to have the same voltage waveform on CSZCD pin as when R_{CS} divider was directly connected to the power MOSFET drain, the resistor divider ratio must be lowered.

With R_{CS1} connected to drain voltage, the design equation to get R_{CS1} and R_{CS2} is:

$$\frac{R_{CS1} + R_{CS2}}{R_{CS2}} = K_{CS} = 138$$
 (eq. 9)

Now with R_{CS1} connected to V_X node, the design equation to get R_{CS1} and R_{CS2} is:

$$\left(\frac{N_{AUX}}{N_{PRIM}}\right)^{-1} \cdot \frac{R_{CS1} + R_{CS2}}{R_{CS2}} = K_{CS} = 138 \quad (eq. 10)$$

For both cases and dictated by internal circuitry, K_{CS} must be as close as possible to 138 target value, within ±10% and R_{CS2} not being allowed to be under 20 k Ω , it is advised to set it to the normalized value of 22 k Ω . It is also advised to use 1% tolerance resistors for R_{CS1} and R_{CS2} as they are, with internal voltage references, setting the line level detection, the OVP2 (Second Over-Voltage protection), R_{CS0} value is set using the following design equation:

$$(R_{CS1} //R_{CS2}) + R_{CS0} \cdot 10 \text{ pF} = 500 \text{ ns}$$
 (eq. 11)

Where 10 pF is the parasitic input capacitance of the CSZCD pin and 500 ns the time constant of an internal zero. This zero is there to cancel the un-wanted pole made by associating the R_{CS} resistors with the parasitic input capacitance of the CSZCD pin (10 pF).The internal zero ensures a non-distorted CSZCD voltage signal.

Let's Explain C_{AUX} Capacitor Calculation

The C_{AUX} capacitor charges up during on-time to $((N_{AUX} / N_{PRIM}) \cdot V_{IN})$ minus a D_{AUX} diode V_f and while V_{IN} is rising. It is recommended for D_{AUX} to use a signal diode like the 1N4148. C_{AUX} is charging very fast cycle by cycle because R_{AUX} and C_{AUX} values are chosen so that their time constant equals 100 ns. As can be seen on Figure 4 when V_{IN} is decreasing and the C_{AUX} discharge is not fast enough, the voltage across C_{AUX} cannot track $((N_{AUX} / N_{PRIM}) \cdot V_{IN})$ versus time. The absolute value of C_{AUX} voltage discharge slope when $v_{IN}(t)$ is decreasing must be greater than the slope of $((N_{AUX} / N_{PRIM}) \cdot v_{IN}(t))$ and while the equations are too complex to be shown here, the following design Equation 12 for determining C_{AUX} value can be used.

$$(R_{CS1} + R_{CS2}) \cdot C_{AUX} = 640 \ \mu s \ \pm \ 10\%$$
 (eq. 12)

Once C_{AUX} value is calculated, R_{AUX} is calculated using the following equation which allows the C_{AUX} capacitor to be fully charged during on-time:

$$R_{AUX} \cdot C_{AUX} = 100 \text{ ns}$$
 (eq. 13)



Figure 4. Voltage Across C_{AUX} Capacitor vs. Time and Different C_{AUX} Values

AND9455/D

Practical Example of Component Values Calculation

Let's start with:

$$\frac{N_{AUX}}{N_{PRIM}} = 0.1$$
 (eq. 14)

 R_{CS2} must not be less than 20 k Ω so let's adopt the standard value $R_{CS} = 22$ k Ω .

Solving the following design Equation 10 for R_{CS1} gives:

$$R_{CS1} = R_{CS2} \cdot \left(K_{CS} \cdot \frac{N_{AUX}}{N_{PRIM}} - 1 \right) =$$
 (eq. 15)

$$= 22 \text{ k} \cdot (138 \cdot 0.1 - 1) = 281.6 \text{ k}\Omega$$

Let's select the closest standard value which is: $R_{CSI} = 270 \text{ k}\Omega$.

Now let's recalculate K_{CS} to see if the new value is within 138 ±10%

The newly calculated K_{CS} value is:

$$K_{CS} = \frac{270 \text{ k} + 22 \text{ k}}{22 \text{ k}} \cdot \frac{1}{0.1} = 132.7$$
 (eq. 16)

Which is acceptable because 138-10% = 124.2 and $K_{CS} = 132.7$. This value is above 138-10%.

Now that we have R_{CS1} and R_{CS2} values, let's solve R_{CS0} using the design Equation 11 which gives:

$$R_{CS0} = 50 \text{ k}\Omega - \frac{R_{CS1} \cdot R_{CS2}}{R_{CS1} + R_{CS2}} =$$

$$= \frac{270 \text{ k} \cdot 22 \text{ k}}{270 \text{ k} + 22 \text{ k}} = 20.34 \text{ k}\Omega$$
(eq. 17)

So we will take the standard value of $R_{CS0} = 20 \text{ k}\Omega$ (we could have taken also $22 \text{ k}\Omega$ because 10% error is acceptable for matching a time constant)

Now we have to calculate C_{AUX} capacitance value using Equation 12 which gives:

$$(R_{CS1} + R_{CS2}) \cdot C_{AUX} = 640 \,\mu s \pm 10\%$$
 (eq. 18)

$$C_{AUX} = \frac{640 \ \mu}{R_{CS1} + R_{CS2}} = \frac{640 \ \mu}{270 \ k + 22 \ k} = 2.19 \ \text{nF} \quad (\text{eq. 19})$$

The closest standard value is: $C_{AUX} = 2.2$ nF.

To calculate the R_{AUX} value we will use the design Equation 13 which gives:

$$R_{AUX} = \frac{100 \text{ n}}{C_{AUX}} = \frac{100 \text{ n}}{2.2 \text{ n}} = 45.45 \Omega \qquad (eq. 20)$$

The closest standard value is: $R_{AUX} = 47 \Omega$.

All the calculated component values which have been calculated are now reported on Figure 5 schematic.



Figure 5. CSZCD Schematic Circuitry with Component Values Previously Calculated

References

 [1] Application Note AND9218/D "5 Key Steps to Designing a Compact, High-Efficiency PFC Stage Using the NCP1602" which can be downloaded at: <u>http://www.onsemi.com/pub_link/Collateral/</u> <u>AND9218-D.PDF</u>

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, "ripcical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim o

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 401-22-700-2040

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative