
									ONS										
LTR					DESCR		N					DA	ATE (YI	R-MO-I	DA)		APPF	ROVED)
А	Draw	ing updat	ted to refle	ct curre	ent requ	iremen	tsrrp)					02-0)7-18		R. Monnin			
В			agraphs u						ents	drw			14-1	1-21		Charles F. Saffle		fle	
THE ORIGIN	AL FIR:	ST SHE	ET OF TH	HIS DF	RAWIN	G HAS	S BEEI	N REP	PLACE	D.									
	AL FIR	ST SHE	ET OF TH		RAWIN	G HAS	S BEEI	N REP	PLACE	D.									
REV	AL FIR	ST SHE	ET OF TH		RAWIN	G HAS	S BEEI	N REP	PLACE	D.									
THE ORIGIN REV SHEET REV	AL FIR:	ST SHE	ET OF TH		RAWIN	G HAS	S BEEI	N REP	PLACE	D.									
REV SHEET	AL FIR	ST SHE	ET OF TH		RAWIN	G HAS	S BEEI	N REP	PLACE	D.									
REV SHEET REV SHEET		ST SHE	ET OF TH		RAWIN	G HAS	BEEI	N REP	PLACE	D. 	В	B	В	B	B	B	B	B	
REV SHEET REV		ST SHE	RE		RAWIN						B 6	B 7	B 8	B 9	B 10	B 11	B 12	B 13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A			RE SH PRE	V EET EPARE	D BY Rick C	B 1	B 2	В	В	В	6	7 DLA I	8 LAND	9 AND		11 RITIM	12 E		
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR(NDAF		RE SH PRE	V EET EPARE	D BY Rick C	B 1	B 2	В	В	В	6 CC	7 DLA I DLUM	8 LAND	9 AND , OHI0	10 MAF	11 RITIMI 218-39	12 E 990	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWI			RE SH PRE CHI	V EET EPARE ECKED C	D BY Rick C. BY Charles I	B 1 . Office E. Besc	B 2 r	В	B 4	B 5	6 CC http:	7 DLA I DLUM ://wwv	8 IBUS w.lan	9 AND O AND dandi	10 0 MAF 0 432 mariti	11 218-39 ime.d	12 E 990 Ia.mil	13 /D	
REV SHEET REV SHEET REV STATUS OF SHEETS MIC N/A STA MICRC DRA THIS DRAWII FOR U	NDAF DCIRC AWING NG IS A JSE BY / RTMEN NCIES C	RD CUIT G VAILABL ALL ITS DF THE	RE SH PRE CHI APF E DR/	V EET EPARE ECKED C PROVE	D BY Rick C BY Charles I D BY Michae	B 1 . Office E. Besc	B 2 r	В	B 4 MIC CO	B 5	6 CC http: CIRCI	7 DLA I DLUM ://wwv	8 IBUS w.lan	9 AND O AND dandi	10 D MAR D 432 mariti	11 218-39 ime.d	12 E 990 Ia.mil	13 /D	łIC
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U DEPA AND AGEI DEPARTMEI	NDAF DCIRC AWING NG IS A JSE BY / RTMEN NCIES C	RD CUIT G VAILABL ALL TS DF THE DEFENSE	RE SH PRE CHE E DR/	V EET EPARE ECKED C PROVE	D BY Rick C BY Charles I D BY Michael APPRC 91-1	B 1 . Office E. Besc I A. Fry DVAL D	B 2 r	В	B 4 MIC CO SIL	B 5 SROC	6 CC http: CIRCU RTEF	7 DLA I DLUM ://wwv	8 IBUS, w.land -INE/ TH TF	9 AND O AND dandi	10 D MAR D 432 mariti	11 218-39 ime.d	12 E 990 Ia.mil BIT, A	/D DLITH	

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89518
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	3

	-	TABLE I. Electrical perf	formance	<u>e characterist</u>	<u>ics</u> .			
Test	Test Symbol un		<u>2</u> / 5°C cified	Group A subgroups	Device type	Lir	mits	Unit
						Min	Max	
Resolution	Res	This is the minimum resolution for which no missing codes are guaranteed.	0	1, 2, 3	01	8.0		Bits
Total unadjusted error	TUE	<u>3</u> /		1, 2, 3	01		±1.0	LSB
Analog input leakage current	l _{iN}			1, 2, 3	01		±3.0	μΑ
Reference input resistance	R _{IN}			1, 2, 3	01	1.0	4.0	kΩ
		$\overline{\text{CS}}$ and $\overline{\text{RD}}$ inputs, V _{IH} = 5.25 V, V _{IL} = 0 V	V				±1.0	
Digital input high current	I _{IH}	$\overline{WR} \text{ input, } V_{IH} = 5.25$ $V_{IL} = 0 V$		1, 2, 3	01		±3.0	μΑ
		Mode input, $V_{IH} = 5.25$ $V_{IL} = 0 V$	5 V,				±200	
Digital input low current	Ι _{ΙL}	\overline{CS} , \overline{WR} , \overline{RD} and minputs	node	1, 2, 3	01		-1.0	μΑ
Digital output high level voltage	V _{OH}	DB_0 - DB_7 , \overline{OFL} , and \overline{I} outputs, $I_{SOURCE} = -360$		1, 2, 3	01	4.0		V
Digital output low level voltage	V _{OL}	DB_0 - DB_7 , \overline{OFL} , and \overline{I} outputs, $I_{SINK} = 1.6$ mA		1, 2, 3	01		0.4	V
Floating state leakage current	I _{OUT}	$\begin{array}{c} DB_0\text{-}DB_7, \ V_{OUT} = 5.25\\ \text{then} \ V_{OUT} = 0 \ V \end{array}$	V,	1, 2, 3	01		±3.0	μΑ
Supply current from V_{DD}	I _{DD}	$\overline{\text{CS}} = \overline{\text{RD}} = 0 \text{ V}$		1, 2, 3	01	[20.0	mA
Digital input low level	VIL	CS, WR and RD inp	outs	- 1,2,3	01		0.8	v
voltage	_	Mode input				_	1.5	
Digital input high level	VIH	CS, WR and RD inp	outs	1, 2, 3	01	2.4	<u> </u>	V
voltage		Mode input $V_{DD} = 5.0 \text{ V} \pm 5\%,$		 		3.5	ļ]	
Power supply sensitivity	PSS	$V_{DD} = 5.0 V \pm 5\%,$ $V_{REF} = 4.75 V maximu$	um	1, 2, 3	01		±0.25	LSB
Signal to noise ratio	SNR	<u>4/, 5/</u>		1, 2, 3	01	45		dB
Total harmonic distortion	THD	<u>4/, 5/</u>		1, 2, 3	01	[-50	dB
Peak harmonic or spurious noise		<u>4</u> /, <u>5</u> /		1, 2, 3	01	<u> </u>	-50	dB
Intermodulation distortion	IMD	Second order terms	<u>5</u> /, <u>6</u> /	- 1, 2, 3	01	—	-50	dB
		Third order terms <u>5</u> /,	, <u>6</u> /	1, 2, 0			-50	
Supply current from V_{SS}	I _{SS}	$\overline{CS} = \overline{RD} = 0 V$		1, 2, 3	01		100	μA
See footnotes at end of table.								
STAM MICROCIRC	NDARD CUIT DRA	WING		IZE A			596	62-89518
			1	RE	EVISION LEVE	EL	SHEET	

В

4

COLUMBUS, OHIO 43218-3990

	TABLE	I. Electrical performa	nce chara	acteristics	<u>6</u> – coi	ntinued.			
Test	$\begin{array}{ c c c c }\hline & Conditions & \underline{1},\\ Symbol & -55^{\circ}C \leq T_A \leq +12\\ unless & otherwise & sp\\ \hline \end{array}$		25°C	5°C Group A		Device type	Lin	nits	Unit
							Min	Max	
Digital input capacitance	C _{ID}	\overline{CS} , \overline{WR} , \overline{RD} and inputs, See 4.3.1c, $T_A = +25^{\circ}C$	mode	4		01		8.0	pF
Analog input capacitance	CIA	See 4.3.1c		4		01		55	pF
Digital output capacitance	C _{OUT}	See 4.3.1c, $T_A = +25$	5°C	4		01		8.0	pF
Slew rate, tracking	SR	<u>4</u> /, <u>5</u> /		7, 8	3	01		1.6	V/µs
RD pulse width	t _{READ1}	Determined by t _{ACC1}	<u>7</u> /, <u>8</u> /	9 10, 1	1	01	160 240		ns
RD pulse width	t _{READ2}	Determined by t _{ACC2}	<u>7</u> /, <u>8</u> /	9 10, 1		01	65 85		ns
$\overline{\text{CS}}$ to $\overline{\text{RD}}/\overline{\text{WR}}$ setup time	t _{CSS}	<u>7</u> /, <u>8</u> /		9, 10,	11	01	0		ns
$\overline{\text{CS}}$ to $\overline{\text{RD}}/\overline{\text{WR}}$ hold time	t _{CSH}	<u>7</u> /, <u>8</u> /		9, 10,	11	01	0		ns
CS to RDY delay	t _{RDY}	$C_L = 50 \text{ pF}, \frac{8}{2}$ pull-up resistor = 4.7	7 kΩ	9 10,1	1	01		70 100	ns
Conversion time (RD mode)	t _{CRD}	<u>8</u> /		9 10, 1	1	01		700 975	ns
Data access time (RD mode)	t _{ACCO}	<u>8/, 9</u> /		9 10, 1		01		750 1050	ns
RD to INT delay (RD mode)	t _{INTH}	C _L = 50 pF <u>8</u> /		9 10, 1	1	01		80 90	ns
Data hold time	t _{DH}	<u>8/, 10/</u>		9 10, 1	1	01		60 80	ns
Delay time between conversion	t _P	<u>7/, 8</u> /		9 10, 1	1	01	350 500		ns
Write pulse width	t _{WR}	<u>7/, 8</u> /		9 10, 1	1	01	0.25 0.4	10 10	μs
Delay time between \overline{WR} and \overline{RD} pulses	t _{RD}	<u>7/, 8</u> /		9 10, 1	1	01	250 450		ns
Data access time (WR / RD mode)	t _{ACC1}	<u>8/, 9</u> /		9 10, 1	1	01		185 275	ns
RD to INT delay	t _{R1}	<u>8</u> /		9 10, 1	1	01		150 220	ns
WR to INT delay	t _{INTL}	$C_L = 50 \text{ pF}$, see figu <u>11</u> /	re 3	9 10, 1	1	01		500 700	ns
Data access time (WR / RD mode)	t _{ACC2}	<u></u> <u>8</u> /, <u>9</u> /		9 10, 1	1	01		90 130	ns
WR to INT delay (stand alone operation)	t _{IHWR}	C _L = 50 pF <u>8</u> /		9 10, 1	11	01		80 120	ns
See footnotes at end of table.									
	DARD JIT DRAV	VING		ZE A				596	2-89518
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990					REV	ISION LEVE B	E	SHEET	5

TABLE I.	Electrical performance characteristics - continued.
----------	---

Test	Symbol	$\begin{array}{l} Conditions \ \underline{1}/\ \underline{2}/\\ -55^{\circ}C \leq T_A \leq +125^{\circ}C\\ unless \ otherwise \ specified \end{array}$	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Data access time after INT	tin	<u>8/9</u> /	9	01		45	ns
(stand alone operation)	t _{ID}		10,11			70	115

<u>1</u>/ Unless otherwise specified, V_{DD} = +5.0 V; V_{REF+} = +5.0 V; V_{REF-} = GND = 0 V and V_{SS} = 0 V.

2/ All input control signals are specified with t_R = t_F = 20 ns (10% to 90% of +5.0 V) and timed from a voltage level of 1.6 V.

3/ Includes gain error, offset error and linearity error.

 $\underline{4}$ V_{IN} = 99.85 kHz full scale sine wave at 5.0 V peak to peak with f sampling = 500 kHz.

5/ V_{SS} = -5.0 V; V_{DD} = +5.0 V; V_{REF+} = +2.5 V; V_{REF-} = -2.5 V.

6/ fa (84.72 kHz) and fb (94.97 kHz) combine to produce a full scale sine wave at the analog input with f sampling = 500 kHz.

7/ Pass/fail tested only with tested parameter used as a test condition.

8/ Refer to timing diagram of figure 3. These parameters are tested to subgroup 9 under group A test requirements.

9/ Measured with load circuits of figure 2 and defined as the time required for an output to cross 0.8 V to 2.4 V.

10/ Defined as the time required for the data lines to change 0.5 V when loaded with the circuits of figure 2 and is measured only for initial test and after process or design changes which may affect t_{DH}.

11/ If not tested, shall be guaranteed to the limits specified in table I herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89518
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6

Device type	01
Case outlines	R and 2
Terminal number	Terminal symbol
1	V _{IN}
2	DB ₀ (LSB)
3	DB ₁
4	DB ₂
5	DB ₃
6	WR /RDY
7	Mode
8	RD
9	INT
10	GND
11	V _{REF-}
12	V _{REF+}
13	CS
14	DB4
15	DB₅
16	DB ₆
17	DB7(MSB)
18	OFL
19	V _{SS}
20	V _{DD}

FIGURE 1. Terminal connections.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89518
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	7

Pin Function Description


Pin	Symbol	Description
1	V _{IN}	Analog input.
		Range: $V_{REF-} \le V_{IN} \le V_{REF+}$
2	DB ₀	Three-State Data Output (LSB)
3-5	DB1 - DB3	Three-State Data Outputs.
6	WR /RDY	WRITE control input/READY status output.
7	MODE	Mode Selection Input. It determines whether the device operates in the WR-RD or RD mode. This input is internally pulled low through a 50 μ A current source.
8	RD	READ input. RD must be low to access data from the part.
9	ĪNT	INTERRUPT Output. INT going low indicates that the conversion is complete. INT returns high on the
		rising edge of \overline{CS} or \overline{RD} .
10	GND	Ground
11	V _{REF-}	Lower limit of reference span.
		Range: $V_{SS} \le V_{REF-} < V_{REF+}$
12	V _{REF+}	Upper limit of reference span.
		Range: $V_{REF-} < V_{REF+} \le V_{DD}$
13	CS	Chip Select Input. The device is selected when this input is low.
14-16	$DB_4 - DB_6$	Three-State Data Outputs.
17	DB7	Three-State Data Output (MSB)
18	OFL	Overflow Output. If the analog input is higher than (V _{REF+} - ½ LSB), OFL
		will be low at the end of conversion. It is a non-three-state output which can be used to cascade 2 or more devices to increase resolution.
19	V _{SS}	Negative supply voltage. $V_{SS} = 0 V$; Unipolar Operation. $V_{SS} = -5 V$; Bipolar Operation.
20	V _{DD}	Positive supply voltage, +5 V.


FIGURE 1. <u>Terminal connections</u> - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89518
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	8



WR-RD mode ($t_{RD} < t_{INTL}$)










FIGURE 3. Mode timing waveforms.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89518
		REVISION LEVEL B	SHEET 10

DSCC FORM 2234 APR 97 RD mode



WR-RD mode stand-alone operation, $\overline{CS} = \overline{RD} = 0$



DSCC FORM 2234 APR 97 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MIL-STD-883 test requirements	Subgroups
	(in accordance with
	MIL-STD-883, method 5005,
	table I)
Interim electrical parameters	1
(method 5004)	1
Final electrical test parameters	1*, 2, 3, 7, 8
(method 5004)	1, 2, 3, 7, 8
Group A test requirements	
(method 5005)	1, 2, 3, 4, 7, 8, 9, 10**, 11**
Groups C and D end-point	
electrical parameters	1
(method 5005)	

TABLE II. Electrical test requirements.

* PDA applies to subgroup 1.

** Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89518
		REVISION LEVEL B	SHEET 12

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IA}, C_{ID}, and C_{OUT} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89518
		REVISION LEVEL B	SHEET 13

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 14-11-21

Approved sources of supply for SMD 5962-89518 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8951801RA	24355	AD7821TQ/883B
5962-89518012A	24355	AD7821TE/883B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

24355

Analog Devices Rt 1 Industrial Park PO Box 9106 Norwood, MA 02062 Point of contact: Raheen Business Park Limerick, Ireland

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.