| | | | _ | | | | | | | | | REVIS | SIONS | | | | | | | | |
|-----------------|--------------|----------|--------|-------|-------|------|----------|-----|-----|---|-----|------------|-------|------|-----|-------|------|----------------|--------|-------|----|
| LTR DESCRIPTION | | | | ON | | | | D | ATE | | A | PPRO | OVED | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | A | ¥. | |
| | | | | | | | | | | | | | | | | | | <u>ff</u> | 1¥ | ž. | |
| | | | | | | | | | | | | | | | | | | | 17,2 | ×. | |
| Prepared | in accorda | nce with | n ASMI | E Y14 | 1.24 | | | | | | | | | | | | Ve | ndor it | em dra | awing | |
| REV | | | | | | | | | | | | | | | | | | | | | |
| PAGE | | | | | | | | | | | | | | | | | | | | | |
| REV | | | | | | | | | | | | | | | | | | | | | |
| PAGE | 18 | | | | | | | | | | | | | | | | | | | | |
| REV STA | | REV | | | | | | | | | | | | | | | | | | | |
| OF PAG | ES | PAG | E | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| PMIC N/ | 4 | | PREF | | D BY | | | | | | | | | | | | | | | | |
| | | | | | IULI | · | | | | | | ht | | | | | | 218-3 ime.c | | il/ | |
| Original | late of draw | /ina | CHEC | CKED | BY | | | | | | ТІТ | | | | | | | | | | |
| Y | Y-MM-DD | g | | | PITH/ | ADIA | | | | | | | | ит і | | AR IS | 5014 | TED | Δ Δ | MP | |
| 1 | | | | | | AFFL | _ | | | | DU | AL CI | HAN | | | | | , MO | | | ; |
| | | Ļ | СПА | | эг. э | AFFL | Ľ | | | | SIL | ICON | | | | | | | | | |
| | | | SIZ | | COD | EIDE | NT. N | | | | DWO | g no. | | • | 100 | | | • | | | |
| | | | Α | | | | 162 | 236 | | | | | | ١ | /62 | /16 | 62 | 2 | | | |
| | | ľ | REV | L | | | | | | | PAG | E 1 | OF | 18 | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance isolated, 4 amp dual channel gate driver microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

| <u>V62/16622</u> - | <u>01</u> | Ť | Ę |
|---|----------------------------|--------------|--------------------------------|
| Drawing | Device type | Case outline | Lead finish |
| number | (See 1.2.1) | (See 1.2.2) | (See 1.2.3) |
| 1.2.1 Device type(s). | | | |
| Device type | Generic | | Circuit function |
| 01 | ADuM3221 | Isolated, | 4 amp dual channel gate driver |
| 1.2.2 <u>Case outline(s)</u> . The case outline(s | s) are as specified herein | | |

| Outline letter | Number of pins | JEDEC PUB 95 | Package style |
|----------------|----------------|--------------|-----------------------|
| Х | 8 | MS-012-AA | Small outline package |

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

| Finish designator | Material |
|----------------------------|--|
| A B C D E Z | Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Other |
| | |

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. | |
|-----------------------|------|----------------|-----------|--|
| COLUMBUS, OHIO | A | 16236 | V62/16622 | |
| | | REV | PAGE 2 | |

1.3 Absolute maximum ratings. 1/

| | Supply voltage ranges (VDD): <u>2</u> / | |
|-----|---|--|
| | VDD1 | -0.5 V to +7.0 V |
| | VDD2 | -0.5 V to +20 V |
| | Input voltage range (VIA, VIB) | -0.5 V to VDDI + 0.5 V <u>2</u> / <u>3</u> / |
| | Output voltage range (VOA, VOB) | -0.5 V to VDDO + 0.5 V <u>2/3</u> / |
| | Average output current per pin (IO) | -23 mA to +23 mA 4/ |
| | Common mode transients (CMH, CML) | -100 kV/μs to +100 kV/μs <u>5</u> / |
| | Storage temperature range | |
| 1.4 | Recommended operating conditions. 6/ | |
| | Operating junction temperature range (TJ) | -55°C to +125°C |
| | Supply voltage ranges (VDD): 2/ | |
| | VDD1 | |
| | VDD2 | +7.6 V to +18 V |
| | VDD1 rise time (tVDD1) Common mode transient immunity, input to output | |
| | Input signal rise and fall times | |

<u>1</u>/ Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2/ All voltages are relative to their respective ground.
- 3/ VDDI and VDDO refer to the supply voltages on the input and output sides of a given channel, respectively.
- 4/ See figure 4 for information about maximum allowable current for various temperatures.
- 5/ Refers to common mode transients across the insulation barrier. Common mode transients exceeding the absolute maximum rating can cause latch up or permanent damage.
- 6/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 3 |

1.5 Maximum continuous working voltage. 7/

| Parameter | Maximum | Unit | Constraint |
|---------------------|---------|--------|--------------------------|
| AC bipolar voltage | 565 | V peak | 50 year minimum lifetime |
| AC unipolar voltage | 1131 | V peak | 50 year minimum lifetime |
| DC voltage | 1131 | V peak | 50 year minimum lifetime |

1.6 Package characteristics.

| Parameter | Symbol | Conditions | Limits | Unit |
|--|--------|--|--------------------------|------|
| Resistance (input to output) 8/ | RI-0 | | 10 ¹² typical | Ω |
| Capacitance (input to output) <u>8</u> / | CI-O | f = 1 MHz | 1.0 typical | pF |
| Input capacitance | Сі | | 4.0 typical | pF |
| Integrated circuit junction to case thermal resistance, side 1 | θJCI | Thermocouple located at center of package underside. | 46 typical | °C/W |
| Integrated circuit junction to case thermal resistance, side 2 | θJCO | Thermocouple located at center of package underside. | 41 typical | °C/W |
| Integrated circuit junction to ambient thermal resistance | θJA | Thermocouple located at center of package underside. | 85 typical | °C/W |

7/ Refers to the continuous voltage magnitude imposed across the isolation barrier.

<u>8</u>/ The device is considered a 2 terminal device; pin 1 through pin 4 are shorted together, and pin 5 through pin 8 are shorted together.

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 4 |

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <u>http://www.jedec.org</u> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107).

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

- 3.5.3 <u>Truth table</u>. The truth table shall be as shown in figure 3.
- 3.5.4 Thermal derating curve. The thermal derating curve shall be as shown in figure 4.

3.5.5 <u>Supply current for isolator side 1 versus frequency graph</u>. The supply current for isolator side 1 versus frequency graph shall be as shown in figure 5.

3.5.6 <u>Supply current for isolator side 2 versus frequency with 2 nF load graph</u>. The supply current for isolator side 2 versus frequency with 2 nF load graph shall be as shown in figure 6.

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 5 |

| Test | Symbol | Conditions <u>2</u> / | Temperature, TJ | Device type | Lir | nits | Unit |
|--|----------|---|--------------------|----------------|----------------|---------------|------|
| | | 5 V operation | 15 | | Min | Max | |
| DC specifications. | • | | | | | | 1 |
| Input supply current, two channels, | IDDI(Q) | | 25°C | 01 | 1.2 t | ypical | mA |
| quiescent | | | -55°C to +125°C | | | 1.5 | |
| Output supply current, two channels, | IDDO(Q) | | 25°C | 01 | 4.7 t <u>y</u> | 4.7 typical | |
| quiescent | | | -55°C to +125°C | | | 10 | |
| Total supply current, <u>3</u> / two channels, | IDD1(Q) | DC to 1 MHz logic signal frequency | 25°C | 01 | 1.4 t <u>y</u> | ypical | mA |
| VDD1 supply current | | | -55°C to +125°C | | | 1.7 | |
| Total supply current, <u>3</u> / IDD2(Q) | | DC to 1 MHz logic signal frequency | 25°C | 01 | 01 1.1 typical | | mA |
| VDD2 supply current | | | -55°C to +125°C | | | 17 | |
| Input currents | IIA, IIB | $0 \text{ V} \leq \text{VIA}, \text{ VIB} \leq \text{VDD1}$ | 25°C | 01 | +0.01 | typical | μΑ |
| | | | -55°C to +125°C | | -10 | +10 | |
| Logic high input threshold | VIH | | -55°C to +125°C | 01 | 0.7 x Vdd1 | | V |
| Logic low input threshold | VIL | | -55°C to +125°C | 01 | | 0.3 x VDD1 | V |
| Logic high output | Voah, | IOX = -20 mA, <u>4</u> / VIX = VIXH <u>5</u> / | 25°C | 01 | VDD2 typical | | V |
| vollageo | Vовн | | -55°C to +125°C | | VDD2 - 0.1 | | |
| Logic low output | VOAL, | IOX = +20 mA, <u>4</u> / VIX = VIXH <u>6</u> / | 25°C | 01 | 1 0 typical | | V |
| Total supply current, <u>3</u> / two channels, VDD2 supply current Input currents Logic high input threshold Logic low input threshold Logic high output voltages | Vobl | | -55°C to +125°C | | | 0.15 | |

TABLE I. <u>Electrical performance characteristics</u>. <u>1</u>/

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 6 |

| Test Symbol | Symbol | Conditions <u>2</u> / | Temperature, TJ | Device type | e Limits | | Unit |
|---------------------------------------|------------|----------------------------|--------------------|----------------|----------|-------------|------|
| | | 5 V operation – continued. | 13 | | Min | Max | 1 |
| DC specifications - conti | nued. | | | | | | - |
| Undervoltage lockout V | D2 supply. | | | | | | |
| Positive going threshold | VDD2UV+ | | 25°C | 01 | 7.0 t | ypical | V |
| Infestioid | | | -55°C to +125°C | | | 7.5 | - |
| Negative going threshold | VDD2UV- | | 25°C | 01 | 6.5 t | ypical | V |
| Intestiola | | | -55°C to +125°C | | 6.0 | | 1 |
| Hysteresis | Vdd2uvh | | 25°C | 01 | 0.5 t | ypical | V |
| Output short circuit $\frac{7}{7}$ | IOA(SC), | VDD2 = 10 V | 25°C | 01 4 | | 4.0 typical | |
| pulsed current | IOB(SC) | | -55°C to +125°C | | 2.0 | | - |
| Output pulsed source | ROA, ROB | VDD2 = 10 V | 25°C | 01 | 1.3 t | ypical | Ω |
| resistance | | | -55°C to +125°C | | 0.3 | 3.0 | - |
| Output pulsed sink | ROA, ROB | VDD2 = 10 V | 25°C | 01 | 0.9 t | ypical | Ω |
| resistance | | | -55°C to +125°C | | 0.3 | 3.0 | - |
| Switching specifications. | | | • | | | | |
| Pulse width <u>8</u> / | PW | CL = 2 nF, VDD2 = 10 V | -55°C to +125°C | 01 | 50 | | ns |
| Data rate <u>9</u> / | | CL = 2 nF, VDD2 = 10 V | -55°C to +125°C | 01 | | 1 | MHz |
| Propagation delay <u>10</u> / | tDLH, tDHL | CL = 2 nF, VDD2 = 10 V | 25°C | 01 | 45 ty | /pical | ns |
| | | | -55°C to +125°C | | 35 | 60 | 1 |
| | | CL = 2 nF, VDD2 = 7.6 V | 25°C | | 50 ty | /pical | 1 |
| | | | -55°C to +125°C | | 36 | 68 | 1 |
| Propagation delay <u>11</u> / skew | tPSK | CL = 2 nF, VDD2 = 10 V | -55°C to +125°C | 01 | | 12 | ns |

TABLE I. Electrical performance characteristics - Continued. 1/

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 7 |

| Test | Symbol | Conditions <u>2</u> / Temperature, TJ | | Device type | Lin | nits | Unit |
|--|---------------|--|-----------------|----------------|--------|--------|-------------|
| | | 5 V operation – continued. | | | Min | Max | |
| Switching specifications - | - continued. | | | | | | |
| Channel to <u>12</u> / channel matching | tPSKCD | C _L = 2 nF, V _{DD2} = 10 V | 25°C | 01 | 1 ty | oical | ns |
| onalition matching | | | -55°C to +125°C | | | 5 | |
| | | CL = 2 nF, VDD2 = 7.6 V | 25°C | | 1 ty | oical | |
| | | | -55°C to +125°C | | | 7 | |
| Output rise/fall time (10% to 90%) | tR / tF | CL = 2 nF, VDD2 = 10 V | 25°C | 01 | 20 ty | pical | ns |
| | | | -55°C to +125°C | | 14 | 25 | |
| Dynamic input supply current per channel | IDDI(D) | VDD2 = 10 V | 25°C | 01 | 0.05 t | ypical | mA/ Mbps |
| Dynamic output supply current per channel | IDDO(D) | VDD2 = 10 V | 25°C | 01 | 1.5 ty | /pical | mA/ Mbps |
| Refresh rate | fr | | 25°C | 01 | 1.2 ty | /pical | Mbps |

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. V62/16622 | |
|-----------------------|------|----------------|--------------------------|--|
| COLUMBUS, OHIO | A | 16236 | | |
| | | REV | PAGE 8 | |

| Test | Symbol | Conditions <u>13</u> / | Temperature, TJ | Device type | Lin | nits | Unit |
|---|----------|---|--------------------|----------------|----------------|---------------|------|
| | | 3.3 V operation | 15 | 51 | Min | Max | |
| DC specifications. | I | | | | | 1 | |
| Input supply current, two channels, | IDDI(Q) | | 25°C | 01 | 0.7 t <u>y</u> | /pical | mA |
| quiescent | | | -55°C to +125°C | | | 1.0 | |
| Output supply current, two channels, | IDDO(Q) | | 25°C | 01 | 4.7 t <u>y</u> | /pical | mA |
| quiescent | | | -55°C to +125°C | | | 10 | |
| Total supply current, <u>3</u> / two channels, | IDD1(Q) | DC to 1 MHz logic signal frequency | 25°C | 01 | 0.8 t <u>y</u> | /pical | mA |
| VDD1 supply current | | | -55°C to +125°C | | | 1.0 | |
| Total supply current, <u>3</u> / two channels, | IDD2(Q) | DC to 1 MHz logic signal frequency | 25°C | 01 | 11 typical | | mA |
| VDD2 supply current | | | -55°C to +125°C | | | 17 | |
| Input currents | IIA, IIB | $0 \text{ V} \leq \text{VIA}, \text{ VIB} \leq \text{VDD1}$ | 25°C | 01 | +0.01 | typical | μΑ |
| | | | -55°C to +125°C | | -10 | +10 | |
| Logic high input threshold | VIH | | -55°C to +125°C | 01 | 0.7 x Vdd1 | | V |
| Logic low input threshold | VIL | | -55°C to +125°C | 01 | | 0.3 x VDD1 | V |
| Logic high output voltages | Voah, | IOX = -20 mA, <u>4</u> / VIX = VIXH <u>5</u> / | 25°C | 01 | Vdd2 | typical | V |
| Vollages | Vовн | | -55°C to +125°C | | VDD2 - 0.1 | | |
| Logic low output | VOAL, | IOX = -20 mA, <u>4</u> / VIX = VIXH <u>6</u> / | 25°C | 01 | 0 ty | pical | V |
| voltages | Vobl | | -55°C to +125°C | | | 0.15 | 1 |

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 9 |

| Test Symbol | Symbol | Conditions <u>13</u> / | Temperature, TJ | Device type | Limits | | Unit |
|---------------------------------------|------------|------------------------------|--------------------|----------------|-------------|--------|------------|
| | | 3.3 V operation – continued. | 15 | | Min | Max | 1 |
| DC specifications - conti | nued. | | - | | | | - · |
| Undervoltage lockout V | D2 supply. | | | | | | |
| Positive going threshold | VDD2UV+ | | 25°C | 01 | 7.0 t | ypical | V |
| Inreshold | | | -55°C to +125°C | | | 7.5 | 1 |
| Negative going threshold | VDD2UV- | | 25°C | 01 | 6.5 t | ypical | V |
| Intestiola | | | -55°C to +125°C | | 6.0 | | 1 |
| Hysteresis | Vdd2uvh | | 25°C | 01 | 0.5 t | ypical | V |
| Output short circuit $\frac{7}{7}$ | IOA(SC), | VDD2 = 10 V | 25°C | 01 | 4.0 typical | | Α |
| pulsed current | IOB(SC) | | -55°C to +125°C | | 2.0 | | - |
| Output pulsed source | ROA, ROB | VDD2 = 10 V | 25°C | 01 | 1.3 t | ypical | Ω |
| resistance | | | -55°C to +125°C | | 0.3 | 3.0 | 1 |
| Output pulsed sink | ROA, ROB | VDD2 = 10 V | 25°C | 01 | 0.9 t | ypical | Ω |
| resistance | | | -55°C to +125°C | | 0.3 | 3.0 | 1 |
| Switching specifications. | | | | | | | |
| Pulse width <u>8</u> / | PW | CL = 2 nF, VDD2 = 10 V | -55°C to +125°C | 01 | 50 | | ns |
| Data rate <u>9</u> / | | CL = 2 nF, VDD2 = 10 V | -55°C to +125°C | 01 | | 1 | MHz |
| Propagation delay <u>10</u> / | tDLH, tDHL | CL = 2 nF, VDD2 = 10 V | 25°C | 01 | 48 ty | pical | ns |
| | | | -55°C to +125°C | | 36 | 62 | 1 |
| | | CL = 2 nF, VDD2 = 7.6 V | 25°C | | 53 ty | pical |] |
| | | | -55°C to +125°C | | 37 | 72 | 1 |
| Propagation delay <u>11</u> / skew | tPSK | CL = 2 nF, VDD2 = 10 V | -55°C to +125°C | 01 | | 12 | ns |

TABLE I. Electrical performance characteristics - Continued. 1/

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. V62/16622 | |
|-----------------------|------|----------------|-------------------|--|
| COLUMBUS, OHIO | A | 16236 | | |
| | | REV | PAGE 10 | |

| Test | Symbol | Conditions <u>13</u> / | Temperature, TJ | Device type | Lin | nits | Unit |
|--|----------------|------------------------------|--------------------|----------------|--------|---------|-------------|
| | | 3.3 V operation – continued. | | | Min | Max | |
| Switching specifications - | - continued. | | | | | | |
| Channel to <u>12</u> / channel matching | t PSKCD | CL = 2 nF, VDD2 = 10 V | 25°C | 01 | 1 ty | oical | ns |
| onalino matoring | | | -55°C to +125°C | | | 5 | |
| Output rise/fall time (10% to 90%) | tR / tF | CL = 2 nF, VDD2 = 10 V | 25°C | 01 | 20 ty | pical | ns |
| | | | -55°C to +125°C | | 14 | 25 | |
| | | CL = 2 nF, VDD2 = 7.6 V | 25°C | | 22 ty | pical | - |
| | | | -55°C to +125°C | | 14 | 28 | |
| Dynamic input supply current per channel | IDDI(D) | VDD2 = 10 V | 25°C | 01 | 0.025 | typical | mA/ Mbps |
| Dynamic output supply current per channel | IDDO(D) | VDD2 = 10 V | 25°C | 01 | 1.5 ty | /pical | mA/ Mbps |
| Refresh rate | fr | | 25°C | 01 | 1.1 ty | /pical | Mbps |


TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. | |
|-----------------------|------|----------------|-----------|--|
| COLUMBUS, OHIO | A | 16236 | V62/16622 | |
| | | REV | PAGE 11 | |

TABLE I. Electrical performance characteristics - Continued. 1/

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ 5 V operation. All voltages are relative to their respective ground. Unless otherwise specified, 4.5 V \leq VDD1 \leq 5.5 V and 7.6 V \leq VDD2 \leq 18 V. All minimum/maximum specifications apply over TJ = -55°C to +125°C. All typical specifications are at TJ = 25°C, VDD1 = 5 V and VDD2 = 10 V. Switching specifications are tested with CMOS signal levels.
- 3/ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. See figure 5 and figure 6 for total VDD1 and VDD2 supply currents as function of frequency.
- <u>4</u>/ IOX is the channel x output current, where x = A or B.
- 5/ VIxH is the input side logic high.
- 6/ VIXL is the input side logic low.
- \underline{I} Short circuit duration less than 1 µs. Average power must conform to the limit shown in the absolute maximum ratings section.
- 8/ The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.
- 9/ The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.
- <u>10</u>/ tDLH propagation delay is measured from the time of the input rising logic high threshold (VIH), to the output rising 10% threshold of the VOx signal. tDHL propagation delay is measured from the input falling logic low threshold (VIL), to the output falling 90% threshold of the VOx signal.
- 11/ tPSK is the magnitude of the worst case difference in tDLH and/or tDHL that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
- 12/ Channel to channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.
- <u>13</u>/ 3.3 V operation. All voltages are relative to their respective ground. Unless otherwise specified, 3.0 V \leq VDD1 \leq 3.6 V and 7.6 V \leq VDD2 \leq 18 V. All minimum/maximum specifications apply over TJ = -55°C to +125°C. All typical specifications are at TJ = 25°C, VDD1 = 3.3 V and VDD2 = 10 V. Switching specifications are tested with CMOS signal levels

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. | |
|-----------------------|------|----------------|------------------|--|
| COLUMBUS, OHIO | A | 16236 | V62/16622 | |
| | | REV | PAGE 12 | |





| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 13 |

Case X

Case X – continued.

| | Dimensions | | | |
|--------|-------------|-------------|----------|--------|
| Symbol | Inches | | Millir | neters |
| | Min | Max | Min | Max |
| А | .0532 | .0688 | 1.35 | 1.75 |
| A1 | .0039 .0098 | | 0.10 | 0.25 |
| b | .0500 BSC | | 1.27 BSC | |
| с | .0067 | .0067 .0098 | | 0.25 |
| D | .1890 | .1968 | 4.80 | 5.00 |
| E | .1497 | .1497 .1574 | | 4.00 |
| E1 | .2284 | .2441 | 5.80 | 6.20 |
| L | .0157 | .5000 | 0.40 | 1.27 |

- NOTES:1. Controlling dimensions are millimeter, inch dimensions are given for reference only.2. Falls within reference to JEDEC MS-012-AA.

FIGURE 1. Case outline - Continued.

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 14 |

| Device type | 01 | | | |
|-----------------|--------------------|--|--|--|
| Case outline | | X | | |
| Terminal number | Terminal symbol | Description | | |
| 1 | VDD1 | Supply voltage for isolator side 1, 3.0 V to 5.5 V. | | |
| 2 | VIA | Logic input A. | | |
| 3 | VIB | Logic input B. | | |
| 4 | GND 1 | Ground 1. GND 1 is the ground reference for isolator side 1. | | |
| 5 | GND 2 | Ground 2. GND 2 is the ground reference for isolator side 2. | | |
| 6 | Vob | Logic output B. | | |
| 7 | Voa | Logic output A. | | |
| 8 | VDD2 | Supply voltage for isolator side 2, 7.6 V to 18 V. | | |

FIGURE 2. <u>Terminal connections</u>.

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 15 |

Positive logic

| VIA input | VIB input | V _{DD1} state | V _{DD2} state | VOA output | VOB output | Notes |
|------------|------------|------------------------|------------------------|------------|------------|--|
| Low | Low | Powered | Powered | Low | Low | |
| Low | High | Powered | Powered | Low | High | |
| High | Low | Powered | Powered | High | Low | |
| High | High | Powered | Powered | High | High | |
| Don't care | Don't care | Unpowered | Powered | Low | Low | Outputs return to the input state within 1 µs of VDD1 power restoration. |
| Don't care | Don't care | Powered | Unpowered | Low | Low | Outputs return to the input state within 1 μ s of VDD2 power restoration. |

FIGURE 3. Truth table.




FIGURE 4. Thermal derating curve.

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 16 |




FIGURE 5. Supply current for isolator side 1 versus frequency.




FIGURE 6. Supply current for isolator side 2 versus frequency with 2 nF load.

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 17 |

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/Programs/Smcr/</u>.

| Vendor item drawing administrative control number <u>1</u> / | Device manufacturer CAGE code | Mode of transportation and quantity | Vendor part number |
|--|-------------------------------------|--|--------------------|
| V62/16622-01XE | 24355 | Tube, 98 units | ADuM3221TRZ-EP |
| V62/16622-01XE | 24355 | Reel, 1000 units | ADuM3221TRZ-EP-RL7 |

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: Raheen Business Park Limerick, Ireland

| DLA LAND AND MARITIME | SIZE | CODE IDENT NO. | DWG NO. |
|-----------------------|------|----------------|-----------|
| COLUMBUS, OHIO | A | 16236 | V62/16622 |
| | | REV | PAGE 18 |