					REVISIONS																	
					LTR DESCRIPTI			ON				D	ATE		A	APPRO	OVED					
Prepared	in acc	cordan	ce with	h ASME	E Y14.	.24												Ve	ndor it	em dra	awing	
REV														l l								
PAGE																						
REV				 																		
PAGE						1								1								
REV STA	TUS		REV	I		1								1								
OF PAGE	S		PAG	E		1	2	3	4	5	6	7	8	9	10	11	12	13				
PMIC N/A PRE			PREPA RICK	AREE (OFF	D BY						DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil/											
Original date of drawing YY-MM-DD RA 14-05-14 API CH		CHECI RAJE APPRO CHAF	KED ESH F OVEI RLES	BY PITHA D BY S F. S.		 				TITI MIC 2.3 GEI	LE ROC V TC NER/	IRCL 5.5 '	JIT, L V, PF	LINE/ ROGF	AR, L Rami Ithii	.ow Mabl C Sil		′ER, AVEF	-ORN			
				SIZE A	Ξ	COD	E IDE	лт. n 16:	o. 2 36			DWC	3 NO.		<u>,</u>	/62	/14	61	9			
RE			REV	I							PAG	€ 1	OF	13								

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance low power, 12.65 mW, 2.3 V to 5.5 V, programmable waveform generator microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

	<u>V62/14619</u>	- <u>01</u>	×	Ę
	Drawing	Device type	Case outline	Lead finish
	number	(See 1.2.1)	(See 1.2.2)	(See 1.2.3)
1.2.1	Device type(s).			
	Device type	<u>Generic</u>		Circuit function
	01	AD9833-EF	b Low po progr	ower, 12.65 mW, 2.3 V to 5.5 V, ammable waveform generator
1.2.2	Case outline(s). The case of	outline(s) are as specified he	rein.	
	Outline letter	Number of pins	JEDEC PUB 95	Package style
	Х	10	MO-187-BA	Small outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
Z	Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14619	
		REV	PAGE 2	

1.3 Absolute maximum ratings. 1/2/

Positive power supply voltage (V _{DD}) to analog ground (AGND)	0.3 V to +6 V
V _{DD} to digital ground (DGND)	0.3 V to +6 V
AGND to DGND	0.3 V to +0.3 V
Capacitor (CAP) / 2.5 V	. 2.75 V
Digital I/O voltage to DGND	0.3 V to V _{DD} + 0.3 V
Analog I/O voltage to AGND	0.3 V to V _{DD} + 0.3 V
Storage temperature range (T _{STG})	65°C to +150°C
Maximum junction temperature (T _J)	. +150°C
Lead temperature, soldering (10 seconds)	. +300°C
Infrared (IR) reflow, peak temperature	. +220°C
Thermal resistance, junction to ambient (θ_{JC})	. 44°C/W
Thermal resistance, junction to ambient (θ_{JA})	. 206°C/W

1.4 <u>Recommended operating conditions</u>. <u>3/</u>

Positive power supply voltage (V _{DD})	2.3 V to 5.5 V
Operating temperature range (T _A)	-55°C to +125°C

<u>2</u>/ Unless otherwise specified, $T_A = +25C$.

^{3/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14619	
		REV	PAGE 3	

<u>1</u>/ Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http://www.jedec.org)

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

- 3.5 Diagrams.
- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 <u>Timing waveforms</u>. The timing waveforms shall be as shown in figures 4 and 5.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14619
		REV	PAGE 4

Test	Symbol	Conditions <u>2</u> /	Temperature, T _A	Device type	Lir	Limits	
					Min	Max	
Signal digital analog con	verter (DAC	c) specifications.					
Resolution			+25°C	01	10 ty	/pical	Bits
Update rate			-55°C to +125°C	01		25	MSPS
Output voltage, maximum	Vout		+25°C	01	0.65 typical		V
Output voltage, minimum	Vout		+25°C	01	38 ty	/pical	mV
V _{OUT} temperature V _{OUT} coefficient			+25°C	01	200 typical		ppm/ °C
DC accuracy: integral nonlinearity			+25°C	01	±1.0 typical		LSB
DC accuracy: differential nonlinearity			+25°C	01	±0.5 typical		LSB
Direct digital synthesis (D	DDS) specif	ication spurious free dynamic range (S	FDR).				
Dynamic specifications:	SNR	f _{MCLK} = 25 MHz,	-55°C to +125°C	01	53.5		dB
ratio		$f_{OUT} = f_{MCLK}/4096$	+25°C		60 typical		
Dynamic specifications:	THD	f _{MCLK} = 25 MHz,	-55°C to +125°C	01		-53.5	dBc
distortion		$f_{OUT} = f_{MCLK}/4096$	+25°C		-66 typical		
SFDR: Wideband (0 to Nyquist frequency)		$f_{MCLK} = 25 \text{ MHz},$ $f_{OUT} = f_{MCLK}/50$	+25°C	01	-60 typical		dBc
SFDR: Narrow band (±200 kHz)		f _{MCLK} = 25 MHz, f _{OUT} = f _{MCLK} /50	+25°C	01	-78 typical		dBc
Clock feedthrough			+25°C	01	-60 t	ypical	dBc
Wake up time			+25°C	01	1 ty	pical	ms

TABLE I. <u>Electrical performance characteristics</u>. <u>1</u>/

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14619
		REV	PAGE 5

Test Sym		Conditions <u>2</u> /	Temperature, T₄	Device type	Lin	nits	Unit
					Min	Max	
Logic inputs.							
Input high voltage	VINH	2.3 V to 2.7 V power supply	-55°C to +125°C	01	1.7		V
		2.7 V to 3.6 V power supply			2.0		
		4.5 V to 5.5 V power supply			2.8		
Input low voltage	VINL	2.3 V to 2.7 V power supply	-55°C to +125°C	01		0.5	V
		2.7 V to 3.6 V power supply				0.7	
		4.5 V to 5.5 V power supply				0.8	
Input current	I _{INH} / I _{INL}		-55°C to +125°C	01		10	μA
Input capacitance	CIN		+25°C	01	3 ty	pical	pF
Power supplies.		f _{MCLK} = 25 MHz, f _{OUT} = f _{MCLK} /4096	·				
Positive power supply voltage	V _{DD}		-55°C to +125°C	01	2.3	5.5	V
Positive power supply	I _{DD}	I _{DD} code dependent, see figure 3	-55°C to +125°C	01		5.5	mA
			+25°C		4.5 t	ypical	
Low power sleep mode		DAC powered down, MCLK running	+25°C	01	0.5 t	ypical	mA

TABLE I. Electrical performance characteristics - Continued. 1/

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14619
		REV	PAGE 6

Test	Symbol	Symbol Conditions <u>2</u> / Temperature, Devi T _A type		Device type	Limits		Unit	
					Min	Max		
Timing characteristics. <u>3</u> / See figures 4 and 5.								
MCLK period	t ₁		-55°C to +125°C	01	40		ns	
MCLK high duration	t ₂		-55°C to +125°C	01	16		ns	
MCLK low duration	t ₃		-55°C to +125°C	01	16		ns	
SCLK period	t4		-55°C to +125°C	01	25		ns	
SCLK high duration	t ₅		-55°C to +125°C	01	10		ns	
SCLK low duration	t ₆		-55°C to +125°C	01	10		ns	
FSYNC to SCLK falling edge setup time	t7		-55°C to +125°C	01	5		ns	
FSYNC to SCLK hold	t _{8 min}		-55°C to +125°C	01	10		ns	
	t _{8 max}					t4 - 5		
Data setup time	t9		-55°C to +125°C	01	5		ns	
Data hold time	t ₁₀		-55°C to +125°C	01	3		ns	
SCLK high to FSYNC falling edge setup time	t ₁₁		-55°C to +125°C	01	5		ns	

TABLE I. Electrical performance characteristics - Continued. 1/

<u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

- 2/ Unless otherwise specified, V_{DD} = 2.3 V to 5.5 V, AGND = DGND = 0 V, T_A = -55°C to +125°C, typical specifications are at +25°C, R_{SET} = 6.8 k Ω for V_{OUT}.
- 3/ Guaranteed by design, not production tested.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14619
		REV	PAGE 7





FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14619	
		REV	PAGE 8	

Case X - continued

	Dimensions					
Symbol	Inches		Millimeters			
	Min	Med	Max	Min	Med	Max
A			0.043			1.10
A1	0.0019		0.0059	0.05		0.15
A2	0.029	0.033	0.037	0.75	0.85	0.95
b	0.0059		0.012	0.15		0.33
с	0.0051		0.009	0.13		0.23
D	0.114	0.118	0.122	2.90	3.00	3.10
E	0.114	0.118	0.122	2.90	3.00	3.10
E1	0.183	0.192	0.202	4.65	4.90	5.15
е	0.019 BSC				0.050 BSC	
L	0.015	0.021	0.027	0.40	0.55	0.70

NOTES:

Controlling dimensions are millimeter, inch dimensions are given for reference only.
Falls within reference to JEDEC MO-187-BA.

FIGURE 1. Case outline - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14619
		REV	PAGE 9

Device type		01
Case outline		X
Terminal number	Terminal symbol	Description
1	COMP	DAC bias pin. This pin is used for decoupling the DAC bias voltage.
2	V _{DD}	Positive power supply for the analog and digital interface sections. The on board 2.5 V regulator is also supplied from V _{DD} . V _{DD} can have a value from 2.3 V to 5.5 V. A 0.1 μ F and a 10 μ F decoupling capacitor should be connected between V _{DD} and AGND.
3	CAP/2.5 V	The digital circuitry operates from a 2.5 V power supply. This 2.5 V is generated from V _{DD} using an on board regulator when V _{DD} exceeds 2.7 V. The regulator requires a decoupling capacitor of 100 nF typical, which is connected from CAP/2.5 V to DGND. If V _{DD} is less than or equal to 2.7 V, CAP/2.5 V should be tied directly to V _{DD} .
4	DGND	Digital ground.
5	MCLK	Digital clock input. DDS output frequencies are expressed as a binary fraction of the frequency of MCLK. The output frequency accuracy and phase noise are determined by this clock.
6	SDATA	Serial data input. The 16 bit serial data word is applied to this input.
7	SCLK	Serial clock input. Data is clocked into the device on each falling edge of SCLK.
8	FSYNC	Active low control input. FSYNC is the frame synchronization signal for the input data. When FSYNC is taken low, the internal logic is informed that a new word is being loaded into the device.
9	AGND	Analog ground.
10	Vout	Voltage output. The analog and digital output from the device is available at this pin. An external load resistor is not required because the device has a 200 Ω resistor on board.

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14619	
		REV	PAGE 10	







FIGURE 4. Master clock waveform.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14619	
		REV	PAGE 11	



FIGURE 5. Serial timing waveform.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14619
		REV	PAGE 12

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>http://www.landandmaritime.dla.mil/Programs/Smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Top side marking	Vendor part number
V62/14619-01XE	24355	DMR	AD9833SRMZ-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: Raheen Business Park Limerick, Ireland

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/14619	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 13	