

One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com

Register Map Reference Manual for the AD9545

INTRODUCTION

This document contains the complete register map and details for the AD9545, used in conjunction with the AD9545 data sheet.

The AD9545 has five differential outputs, and the user can reconfigure each differential output as two single-ended outputs.

The pin names for each differential output follows the naming convention OUTxyP/N where x is 0 for DPLL Channel 0 and 1 for DPLL Channel 1. In this naming convention, y refers to the output number and can be 0, 1, or 2 for DPLL Channel 0, and either 0 or 1 for DPLL Channel 1.

Each output has a distribution divider that follows the naming convention Qxy for positive outputs and Qxyy for negative (or complimentary) outputs. Distribution Divider Qxy connects to Output Driver OUTxyP, and Distribution Divider Qxyy connects to OUTxyN. For example, Distribution Divider Q0AA connects to the output driver connected to the OUT0AN pin, and Distribution Divider Q1B connects to the output driver connected to the OUT1BP pin.

TABLE OF CONTENTS

Introduction
Revision History
Registers4
Serial Port Registers—Register 0x00 to Register 0x23 4
Mx Pin Status Control Registers—Register 0x100 to Register 0x10B
Mx Pin Status and Control Function Registers—Register 0x102 to Register 0x10811
IRQ Map Common Mask Registers—Register 0x10C to Register 0x11015
IRQ Map DPLL0 Mask Registers—Register 0x111 to Register 0x11517
IRQ Map DPLL1 Mask Registers—Register 0x116 to Register 0x11A19
System Clock (SYSCLK) Registers—Register 0x200 to Register 0x20921
SYSCLK Compensation Registers—Register 0x280 to Register 0x29C
Reference General A Registers—Register 0x300 to Register 0x30329
Reference General B Registers—Register 0x304 to Register 0x307
Reference Input A (REFA) Registers—Register 0x400 to Register 0x41434
Reference Input AA (REFAA) Registers—Register 0x420 to Register 0x434
Reference Input B (REFB) Registers—Register 0x440 to Register 0x45438
Reference Input BB (REFBB) Registers—Register 0x460 to Register 0x47441
Source Profile 0 A Registers—Register 0x800 to Register 0x811
Loop Filter Coefficients 0 Registers—Register 0xC00 to Register 0xC0B
Loop Filter Coefficients 1 Registers—Register 0xC0C to Register 0xC17
DPLL Channel 0 Registers—Register 0x1000 to Register 0x102A47
Distribution General 0 Registers—Register 0x10C0 to Register 0x10DC54
APLL Channel 0 Registers—Register 0x1080 to Register 0x108360
Distribution Divider Q0A Registers—Register 0x1100 to Register 0x1108

DPLL Translation Profile 0.0 Registers—Register 0x1200 to Register 0x1217
DPLL Channel 1 Registers—Register 0x1400 to Register 0x142A
Distribution General 1 Registers—Register 0x14C0 to Register 0x14DC
APLL Channel 1 Registers—Register 0x1480 to Register 0x148382
Distribution Divider 1 A Registers—Register 0x1500 to Register 0x1508
DPLL Translation Profile 1.0 Registers—Register 0x1600 to Register 0x1617
Operational Controls General Registers—Register 0x2000 to Register 0x2005
IRQ Map Common Clear Registers—Register 0x2006 to Register 0x200A
IRQ Map DPLL0 Clear Registers—Register 0x200B to Register 0x200F
Operational Control Channel 0 Registers—Register 0x2100 to Register 0x2107
Operational Control Channel 1 Registers—Register 0x2200 to Register 0x2207
Auxiliary NCO 0 Registers—Register 0x2800 to Register 0x281E
Auxiliary NCO 1 Registers—Register 0x2840 to Register 0x285E
Temperature Sensor Registers—Register 0x2900 to Register 0x2906
TDC Auxiliary Registers—Register 0x2A00 to Register 0x2A16
EEPROM Registers—Register 0x2E00 to Register 0x2E1E 124
Status Readback Registers—Register 0x3000 to Register 0x300A
IRQ Map Common Read Registers—Register 0x300B to Register 0x300F
IRQ Map DPLL0 Read Registers—Register 0x3010 to Register 0x3014
IRQ Map DPLL1 Read Registers—Register 0x3015 to Register 0x3019
Status Readback PLL0 Registers—Register 0x3100 to Register 0x310E
Status Readback PLL1 Registers—Register 0x3200 to Register 0x320E
Auxiliary TDC Read Registers—Register 0x3A00 to Register

UG-1146

REVISION HISTORY

6/2017—Revision 0: Initial Version

REGISTERS

SERIAL PORT REGISTERS—REGISTER 0x00 TO REGISTER 0x23

Table 1. Serial Port Registers Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x00	Configuration 0	Soft reset	LSB first (SPI only)	Address ascension (SPI only)		active only)	Address ascension (SPI only)	LSB first (SPI only)	Soft reset	0x00	0x00
0x01	Configuration 1	Res	served	Read buffer register	Rese	erved	Reset sans registers	Reser	0x00	R/W	
0x0B	SPI version		SPI version							0x00	R
0x0C	Vendor ID 0		Vendor ID [7:0]						0x56	R	
0x0D	Vendor ID 1					Vend	dor ID [15:8]			0x04	R
0x0F	IO_UPDATE			Rese	rved			Address loop IO_UPDATE	IO_UPDATE	0x00	R/W
0x10	Loop length					Addre	ss loop length			0x00	R/W
0x20	Scratch Pad 0					User so	ratchpad [7:0]			0x00	R/W
0x21	Scratch Pad 1		User scratchpad [15:8]							0x00	R/W
0x22	Scratch Pad 2		User scratchpad [23:16]						0x00	R/W	
0x23	Scratch Pad 3					User scr	atchpad [31:24]			0x00	R/W

Table 2. Serial Port Registers Details

Addr	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x00	Configuration 0	7	Soft reset		Soft reset. This bit must be set identically to the other soft reset bit in this register.	0x0	R/W
		6	LSB first (SPI only)		Serial peripheral interface (SPI) least significant bit (LSB) first. This bit must be set identically to the other LSB first (SPI only) bit in this register.	0x0	R/W
				0	Most significant bit (MSB) first.		
				1	LSB first.		
		5	Address ascension (SPI		SPI address ascension. This bit must be set identically to the other address ascension bit in this register.	0x0	R/W
			only)	0	Address descension mode.		
				1	Address ascension mode.		
		4	SDO active (SPI only)		Enable SPI 4-wire mode. This bit must be set identically to the other serial data output (SDO) active bit in this register.	0x0	R/W
				0	3-wire SPI mode.		
				1	4-wire SPI mode (SDO pin active)		
		3	SDO active (SPI only)		Enable SPI 4-wire mode. Enables SPI port SDO pin. This bit has no effect in I ² C mode.	0x0	R/W
				0	3-wire SPI mode.		
				1	4-wire SPI mode (SDO pin active)		
		2	Address ascension (SPI only)		SPI address ascension. This bit controls whether the register address is automatically incremented during a multibyte transfer. This bit has no effect in I ² C mode.	0x0	R/W
				0	Address descension mode. The address pointer is automatically decremented. For multibyte bit fields, the most significant byte is read first.		
					1	Address ascension mode. The address pointer is automatically incremented. For multibyte bit fields, the least significant byte is read first.	

Addr	Name	Bits	Bit Name	Settings	Description	Reset	Access
		1	LSB first (SPI only)	0	SPI LSB first. Bit order for SPI port. Setting this bit to 1 selects SPI LSB first mode, and setting it to 0 selects MSB first mode. This bit has no effect in I ² C mode. MSB first.	0x0	R/W
		_		1	LSB First.		
		0	Soft reset		Soft eset. Invokes an EEPROM download or pin program ROM download if EEPROM is enabled.	0x0	R/W
0x01	Config 1	[7:6]	Reserved		Reserved.	0x0	R
		5	Read buffer register		Read buffer register. For buffered registers, this bit controls whether the value read from the serial port is from the actual active registers or the buffered copy.	0x0	R/W
				0	Reads the register values that are currently active (default). Reads buffered values that take effect on next the input/output update.		
		[4:3]	Reserved		Reserved.	0x0	R
		2	Reset sans register map		Reset sans register map. This autoclearing bit resets the device while maintaining the current settings.	0x0	R/W
		[1:0]	Reserved		Reserved.	0x0	R
0x0B	SPI version	[7:0]	SPI version		Version of Analog Devices, Inc., unified SPI protocol.	0x0	R
0x0C	Vendor ID 0	[7:0]	Vendor ID [7:0]		Analog Devices unified SPI vendor ID.	0x56	R
				0x0456	Analog Devices.		
				0x0000	Other vendor.		
0x0D	Vendor ID 1	[7:0]	Vendor ID [15:8]		Analog Devices unified SPI vendor ID.	0x4	R
				0x0456	Analog Devices.		
				0x0000	Other vendor.		
0x0F	IO_UPDATE	[7:2]	Reserved		Reserved.	0x0	R
		1	Address loop IO_UPDATE		Address loop input/output update. An input/output update is automatically issued each time the address field loops. This is useful when polling a range of registers and an input/output update must be issued after each cycle.	0x0	R/W
			IO_UPDATE		Input/output update. Setting this autoclearing bit to Logic 1 transfers values from the buffered to the active register space.	0x0	WC
					Unless a register is identified as a live register, an input/output update is required for the value written to that register to take effect.		
0x10	Loop length	[7:0]	Address loop length		Address loop length. The number of consecutive addresses that are written or read in each cycle in an address loop.	0x0	R/W
0x20	Scratch Pad 0	[7:0]	User scratchpad [7:0]		User scratchpad. This register has no effect on device operation. It is available for device debugging or register setting revision control.	0x0	R/W
0x21	Scratch Pad 1	[7:0]			User scratchpad. This register has no effect on device operation. It is available for device debugging or register setting revision control.	0x0	R/W
0x22	Scratch Pad 2	[7:0]	User scratchpad [23:16]		User scratchpad. This register has no effect on device operation. It is available for device debugging or register setting revision control.	0x0	R/W
0x23	Scratch Pad 3	[7:0]	User scratchpad [31:24]		User scratchpad. This register has no effect on device operation. It is available for device debugging or register setting revision control.	0x0	R/W

Mx PIN STATUS CONTROL REGISTERS—REGISTER 0x100 TO REGISTER 0x10B

Table 3. Mx Pin Status Control Register Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x100	Mx pin mode	M3 drive	r/receiver	M2 drive	r/receiver	M1 drive	r/receiver	M0 drive	r/receiver	0x00	R/W
0x101	Mx pin mode	Rese	erved	M6 drive	r/receiver	M5 drive	r/receiver	M4 drive	r/receiver	0x00	R/W
0x102	MO	M0 output enable			М0 со	ntrol/status f	unction			0x00	R/W
0x103	M1	M1 output enable			М1 со	ntrol/status f	unction			0x00	R/W
0x104	M2	M2 output enable		M2 control/status function							
0x105	M3	M3 output enable		M3 control/status function							
0x106	M4	M4 output enable			М4 со	ntrol/status f	unction			0x00	R/W
0x107	M5	M5 output enable			М5 со	ntrol/status f	unction			0x00	R/W
0x108	M6	M6 output enable			М6 со	ntrol/status f	unction			0x00	R/W
0x109	Pin drive strength	SPI config- uration	M6 config- uration								R/W
0x10A	Watchdog timer			Watchdog timer (ms) [7:0]							R/W
0x10B	Watchdog timer				Watchdog tir	ner (ms) [15:8	3]			0x00	R/W

Table 4. Mx Pin Status Control Register Description

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x100 Mx pin mode	[7:6]	M3 driver		M3 driver mode. These settings allow the user to control the polarity of a status signal, as well as allow logical AND and OR functions by combining multiple Mx pins. The default mode is active high complementary metal-oxide semiconductor (CMOS).	0x0	R/W	
				00	CMOS true (active high).		
				01	CMOS inverted (active low).		
				10	Open-drain Positive metal-oxide semiconductor (PMOS) (requires an external pull-down resistor).		
				11	Open-drain Negative metal-oxide semiconductor (NMOS) (requires an external pull-up resistor).		
		[7:6]	M3 receiver		M3 receiver mode. These settings allow the user to have an input function be the logical combination of the Mx pin inputs. The default mode is AND true.	0x0	R/W
				00	AND true mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be high for the assigned input function to be considered true.		
				01	AND inverted mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be low for the assigned input function to be considered true.		
				10	OR true mode. This mode allows two or more Mx pins to be combined so at least one must be high for the assigned control input to be considered true.		
				11	OR inverted mode. This mode allows two or more Mx pins to be combined so at least one must be low for the assigned control input to be considered true.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		[5:4]	M2 driver		M2 driver mode. These settings allow the user to control the polarity of a status signal, as well as allow logical AND and OR functions by combining multiple Mx pins. The default mode is active high CMOS.	0x0	R/W
				00	CMOS true (active high).		
				01	CMOS inverted (active low).		
				10	Open-drain PMOS (requires an external pull-down resistor).		
				11	Open-drain NMOS (requires an external pull-up resistor).		
		[5:4]	M2 receiver		M2 receiver mode. These settings allow the user to have an input function be the logical combination of the Mx pin inputs. The default mode is AND true.	0x0	R/W
					AND true mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be high for the assigned input function to be considered true.		
				01	AND inverted mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be low for the assigned input function to be considered true.		
				10	OR true mode. This mode allows two or more Mx pins to be combined so at least one must be high for the assigned control input to be considered true.		
				11	OR inverted mode. This mode allows two or more Mx pins to be combined so at least one must be low for the assigned control input to be considered true.		
		[3:2]	M1 driver		M1 driver mode. These settings allow the user to control the polarity of a status signal, as well as allow logical AND and OR functions by combining multiple Mx pins. The default mode is active high CMOS.	0x0	R/W
				00	CMOS true (active high).		
				01	CMOS inverted (active low).		
				10			
				11	Open-drain NMOS (requires an external pull-up resistor).		
		[3:2]	M1 receiver		M1 receiver mode. These settings allow the user to have an input function be the logical combination of the Mx pin inputs. The default mode is AND true.	0x0	R/W
				00	AND true mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be high for the assigned input function to be considered true.		
				01	AND inverted mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be low for the assigned input function to be considered true.		
				10	OR true mode. This mode allows two or more Mx pins to be combined so at least one must be high for the assigned control input to be considered true.		
				11	OR inverted mode. This mode allows two or more Mx pins to be combined so at least one must be low for the assigned control input to be considered true.		
		[1:0]	M0 driver		M0 driver mode. These settings allow the user to control the polarity of a status signal, as well as allow logical AND and OR functions by combining multiple Mx pins. The default mode is active high CMOS.	0x0	R/W
				00	CMOS true (active high).		
				01	CMOS inverted (active low).		
				10	Open-drain PMOS (requires an external pull-down resistor).		
				11	Open-drain NMOS (requires an external pull-up resistor).		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		[1:0]	M0 receiver		M0 receiver mode. These settings allow the user to have an input function be the logical combination of the Mx pin inputs. The default mode is AND true.	0x0	R/W
				00	AND true mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be high for the assigned input function to be considered true.		
				01	AND inverted mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be low for the assigned input function to be considered true.		
				10	OR true mode. This mode allows two or more Mx pins to be combined so at least one must be high for the assigned control input to be considered true.		
				11	OR inverted mode. This mode allows two or more Mx pins to be combined so t at least one must be low for the assigned control input to be considered true.		
0x101	Mx pin	[7:6]	Reserved		Reserved.	0x0	R
	mode	[5:4]	M6 driver		M6 driver mode. These settings allow the user to control the polarity of a status signal, as well as allow logical AND and OR functions by combining multiple Mx pins. The default mode is active high CMOS.	0x0	R/W
				00	CMOS true (active high).		
				01	CMOS inverted (active low).		
				10	Open-drain PMOS (requires an external pull-down resistor).		
				11	1 1 7		
		[5:4]	M6 receiver		M6 receiver mode. These settings allow the user to have an input function be the logical combination of the Mx pin inputs. The default mode is AND true.	0x0	R/W
				00	AND true mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be high for the assigned input function to be considered true.		
				01	AND inverted mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be low for the assigned input function to be considered true.		
				10	OR true mode. This mode allows two or more Mx pins to be combined so at least one must be high for the assigned control input to be considered true.		
				11	OR inverted mode. This mode allows two or more Mx pins to be combined so at least one must be low for the assigned control input to be considered true.		
		[3:2]	M5 driver		M5 driver mode. These settings allow the user to control the polarity of a status signal, as well as allow logical AND and OR functions by combining multiple Mx pins. The default mode is active high CMOS.	0x0	R/W
				00	CMOS true (active high).		
					CMOS inverted (active low).		
				10	Open-drain PMOS (requires an external pull-down resistor).		
				11	Open-drain NMOS (requires an external pull-up resistor).		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		[3:2]	M5 receiver		M5 receiver mode. These settings allow the user to have an input function be the logical combination of the Mx pin inputs. The default mode is AND true.	0x0	R/W
					AND true mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be high for the assigned input function to be considered true.		
				01	AND inverted mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be low for the assigned input function to be considered true.		
				10	OR true mode. This mode allows two or more Mx pins to be combined so at least one must be high for the assigned control input to be considered true.		
				11	OR inverted mode. This mode allows two or more Mx pins to be combined so at least one must be low for the assigned control input to be considered true.		
		[1:0]	M4 driver		M4 driver mode. These settings allow the user to control the polarity of a status signal, as well as allow logical AND and OR functions by combining multiple Mx pins. The default mode is active high CMOS.	0x0	R/W
					CMOS true (active high).		
					CMOS inverted (active low).		
					Open-drain PMOS (requires an external pull-down resistor).		
		[1.0]	M4 receiver	11	- Francisco - Control - Co	0.40	R/W
		[1:0]	M4 receiver		M4 receiver mode. These settings allow the user to have an input function be the logical combination of the Mx pin inputs. The default mode is AND true.	0x0	K/ VV
				00	AND true mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be high for the assigned input function to be considered true.		
				01	AND inverted mode. This mode allows two or more Mx pins to be combined so all pins assigned a given function must be low for the assigned input function to be considered true.		
				10	OR true mode. This mode allows two or more Mx pins to be combined so at least one must be high for the assigned control input to be considered true.		
				11	OR inverted mode. This mode allows two or more Mx pins to be combined so at least one must be low for the assigned control input to be considered true.		
)x102	МО	7	M0 output enable		M0 output/input enable. The M0 pin is a status signal (output) if this bit is set to Logic 1, and is a control (input) if set to Logic 0.	0x0	R/W
		[6:0]	M0 control function		M0 pin function input. These bits determine the control function of the M0 pin. See Table 6 for details about the available control inputs. Default is 0x00 = high impedance control pin, no function assigned.	0x0	R/W
)x103	M1	7	M1 output enable		M1 output/input enable. The M1 pin is a status signal (output) if this bit is set to Logic 1, and is a control (input) if set to Logic 0.	0x0	R/W
		[6:0]	M1 control function		M1 pin function input. These bits determine the control function of the M1 pin. See Table 6 for details about the available control inputs. Default is 0x00 = high impedance control pin, no function assigned.	0x0	R/W
)x104	M2	7	M2 output enable		M2 output/input enable. The M2 pin is a status signal (output) if this bit is set to Logic 1, and is a control (input) if set to Logic 0.	0x0	R/W
		[6:0]	M2 control function		M2 pin function input. These bits determine the control function of the M2 pin. See Table 6 for details about the available control inputs. Default is 0x00 = high impedance control pin, no function assigned.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x105	M3	7	M3 output enable		M3 output/input enable. The M3 pin is a status signal (output) if this bit is set to Logic 1, and is a control (input) if set to Logic 0.	0x0	R/W
		[6:0]	M3 control function		M3 pin function input. These bits determine the control function of the M3 pin. See Table 6 for details about the available control inputs. Default is 0x00 = high impedance control pin, no function assigned.	0x0	R/W
0x106 M	M4	7	M4 output enable		M4 output/input enable. The M4 pin is a status signal (output) if this bit is set to Logic 1, and is a control (input) if set to Logic 0.	0x0	R/W
		[6:0]	M4 control function		M4 pin function input. These bits determine the control function of the M4 pin. See Table 6 for details about the available control inputs. Default is 0x00 = high impedance control pin, no function assigned.	0x0	R/W
0x107	M5	7	M5 output enable		M5 output/input enable. The M5 pin is a status signal (output) if this bit is set to Logic 1, and is a control (input) if set to Logic 0.	0x0	R/W
0x108		[6:0]	M5 control function		M5 pin function input. These bits determine the control function of the M5 pin. See Table 6 for details about the available control inputs. Default is 0x00 = high impedance control pin, no function assigned.	0x0	R/W
0x108 M	M6	7	M6 output enable		M6 output/input enable. The M6 pin is a status signal (output) if this bit is set to Logic 1, and is a control (input) if set to Logic 0.	0x0	R/W
		[6:0]	M6 control function		M6 pin function input. These bits determine the control function of the M6 pin. See Table 6 for details about the available control inputs. Default is 0x00 = high impedance control pin, no function assigned.	0x0	R/W
0x109	Pin drive strength	7	SPI configuration	0	SPI drive strength. High drive strength; 6 mA (nominal) drive strength.	0x0	R/W
		6	M6 configuration	0	M6 drive. High drive strength; 6 mA (nominal) drive strength. Low drive strength; 3 mA (nominal) drive strength.	0x0	R/W
		5	M5 configuration	0	M5 drive. High drive strength; 6 mA (nominal) drive strength.	0x0	R/W
		4	M4 configuration	0	M4 drive. High drive strength; 6 mA (nominal) drive strength. Low drive strength; 3 mA (nominal) drive strength.	0x0	R/W
		3	M3 configuration	0	M3 drive. High drive strength; 6 mA (nominal) drive strength. Low drive strength; 3 mA (nominal) drive strength.	0x0	R/W
		2	M2 configuration	0	M2 drive. High drive strength; 6 mA (nominal) drive strength. Low drive strength; 3 mA (nominal) drive strength.	0x0	R/W
		1	M1 configuration	0	M1 drive.	0x0	R/W
		0	M0 configuration	0	M0 drive. High drive strength; 6 mA (nominal) drive strength. Low drive strength; 3 mA (nominal) drive strength.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x10A	Watchdog timer	[7:0]	Watchdog timer (ms) [7:0]		Watchdog timer. The watchdog timer stops when this register is written and restarts on the next input/output update. Writing all zeros to this register disables the function. The units are in milliseconds.	0x0	R/W
0x10B	Watchdog timer	[7:0]	Watchdog timer (ms) [15:8]		Watchdog timer. The watchdog timer stops when this register is written and restarts on the next input/output update. Writing all zeros to this register disables the function. The units are in milliseconds.	0x0	R/W

Mx PIN STATUS AND CONTROL FUNCTION REGISTERS—REGISTER 0x102 TO REGISTER 0x108

Table 5. Mx Pin Conrol Function Register Summary

			U		<u> </u>							
Register	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x102 to 0x108	Mx	[7:0]	Mx output enable			Mx statu	is/control fu	nction			0x00	R/W

Table 6. Mx Pin Control Function Register Details

Address	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x102 to 0x108	Mx	7	Mx output		Mx output/input. The M0 pin is a status signal (output) if this bit	0x0	R/W
			enable		is set to Logic 1, and is a control (input) if set to Logic 0.		
		[6:0]	Mx control function		Mx pin function input. These bits determine the control function of the Mx pin. Default is $0x00 = \text{high impedance control pin}$, no function assigned.	0x0	R/W
				0x0	No function. No destination proxy.		
				0x1	Input/output update. Destination proxy is R0x000F, Bit 0.		
				0x2	Full power-down. Destination proxy is R0x2000, Bit 0.		
				0x3	Clear watchdog timer. Destination proxy is R0x2005, Bit 7.		
				0x4	Sync all distribution dividers. Destination proxy is R0x2000, Bit 3.		
				0x10	Clear all interrupt requests (IRQs). Destination proxy is R0x2005, Bit 0		
				0x11	Clear common IRQs. Destination proxy is R0x2005, Bit 1		
				0x12	Clear PLL0 IRQs. Destination proxy is R0x2005, Bit 2		
				0x13	Clear PLL1 IRQs. Destination proxy is R0x2005, Bit 3		
				0x20	Force REFA invalid. Destination proxy is R0x2003, Bit 0		
				0x21	Force REFAA invalid. Destination proxy is R0x2003, Bit 1		
				0x22	Force REFB invalid. Destination proxy is R0x2003, Bit 2		
				0x23	Force REFBB invalid. Destination proxy is R0x2003, Bit 3		
				0x28	Force REFA validation timeout (bypass validation timer). Destination proxy is R0x2002, Bit 0		
				0x29	Force REFAA validation timeout (bypass validation timer). Destination proxy is R0x2002, Bit 1		
				0x2A	Force REFB validation timeout (bypass validation timer). Destination proxy is R0x2002, Bit 2		
				0x2B	Force REFBB validation timeout (bypass validation timer). Destination proxy is R0x2002, Bit 3		
				0x30	The Mx pin signal is routed to Auxiliary TDC 0. No destination proxy.		
				0x31	The Mx pin signal is routed to Auxiliary TDC 1. No destination proxy.		
				0x32	Each rising edge of the Mx pin signal is alternately routed to Auxiliary TDC 0 and Auxiliary TDC 1. No destination proxy.		
				0x40	Power-down Channel 0. Destination proxy is R0x2100, Bit 0.		
				0x41	DPLL0 force freerun mode. Destination proxy is R0x2105, Bit 0.		
				0x42	DPLL0 force holdover mode. Destination proxy is R0x2105, Bit 1.		
				0x43	DPLL0 clear tuning word history. Destination proxy is R0x2107, Bit 1.		
				0x44	DPLL0 synchronize dividers. Destination proxy is R0x2101, Bit 3.		

Address	Name	Bits	Bit Name	Settings	Description	Reset	Access
				0x45	DPLL0 translation profile select, Bit 0. Destination proxy is R0x2105, Bit 4.		
				0x46	DPLL0 translation profile select, Bit 1. Destination proxy is R0x2105, Bit 5.		
				0x47	DPLL0 translation profile select, Bit 2. Destination proxy is R0x2105, Bit 6.		
				0x50	Mute OUTOA. Destination proxy is R0x2102, Bit 2.		
					Mute OUT0AA. Destination proxy is R0x2102, Bit 3.		
					Reset OUT0A/OUT0AA. Destination proxy is R0x2102, Bit 5.		
				0x53	Mute OUTOB. Destination proxy is R0x2103, Bit 2.		
					Mute OUTOBB. Destination proxy is R0x2103, Bit 3.		
				0x55	Reset OUT0B/OUT0BB. Destination proxy is R0x2103, Bit 5.		
				0x56	Mute OUTOC. Destination proxy is R0x2104, Bit 2.		
					Mute OUTOCC. Destination proxy is R0x2104, Bit 3.		
				0x58	Reset OUTOC/OUTOCC. Destination proxy is R0x2104, Bit 5.		
				0x59	Mute all Channel 0 drivers. Destination proxy is R0x2101, Bit 1.		
				0x5A	Reset all Channel 0 drivers. Destination proxy is R0x2101, Bit 2.		
				0x5B	Channel 0 JESD204B N-shot request. Destination proxy is R0x2101, Bit 0.		
				0x60	Power-down Channel 1. Destination proxy is R0x2200, Bit 0.		
				0x61	DPLL1 force freerun mode. Destination proxy is R0x2205, Bit 0.		
				0x62	DPLL1 force holdover mode. Destination proxy is R0x2205, Bit 1.		
				0x63	DPLL1 clear tuning word history. Destination proxy is R0x2207, Bit 1.		
				0x64	DPLL1 synchronize dividers. Destination proxy is R0x2201, Bit 3.		
				0x65	DPLL1 translation profile select, Bit 0. Destination proxy is R0x2205, Bit 4.		
				0x66	DPLL1 translation profile select, Bit 1. Destination proxy is R0x2205, Bit 5.		
				0x67	DPLL1 translation profile select, Bit 2. Destination proxy is R0x2205, Bit 6.		
				0x70	Mute OUT1A. Destination proxy is R0x2202, Bit 2.		
				0x71	Mute OUT1AA. Destination proxy is R0x2202, Bit 3.		
				0x72	Reset OUT1A/OUT1AA. Destination proxy is R0x2202, Bit 5.		
				0x73	Mute OUT1B. Destination proxy is R0x2203, Bit 2.		
					Mute OUT1BB. Destination proxy is R0x2203, Bit 3.		
					Reset OUT1B/OUT1BB. Destination proxy is R0x2203, Bit 5.		
					Mute all Channel 1 drivers. Destination proxy is R0x2201, Bit 1.		
					Reset all Channel 1 drivers. Destination proxy is R0x2201, Bit 2.		
				0x7B	Channel 1 JESD204B N-shot request. Destination proxy is R0x2201, Bit 0.		

Table 7. Mx Pin Status Register Details

Address	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x102 to 0x108	Mx	7	Mx output enable		Mx output. The Mx pin is a status signal (output) if this bit is set to Logic 1, and is a control (input) if set to Logic 0.	0x0	R/W
		[6:0]	Mx status function		Mx pin status output. These bits determine the status function of the Mx pins. Defaultis 0x00 = high impedance control pin, no function assigned.	0x0	R/W
				0x0	Static Logic 0. No destination proxy.		
				0x1	Static Logic 1. No destination proxy.		
				0x2	System clock divided by 32. No destination proxy.		
				0x3	Watchdog timer output. The duration of this strobe equals (32/(one system clock period)) when timer expires. No destination proxy.		
				0x4	System clock phase-locked loop (PLL) calibration in progress. Destination proxy is R0x3001, Bit 2.		

Address	Name	Bits	Bit Name	Settings	Description	Reset	Access
				0x5	System clock PLL lock detect. Destination proxy is R0x3001, Bit 0.		
				0x6	System clock PLL stable. Destination proxy is R0x3001, Bit 1.		
					All PLLs locked. Destination proxy is logical AND of R0x3001, Bits [5 is4] and Bit 1.		
				0v8	Channel 0 PLLs locked. Destination proxy is R0x3001, Bit 4.		
					Channel 1 PLLs locked. Destination proxy is R0x3001, Bit 5.		
					EEPROM upload (write to EEPROM) in progress. Destination		
					proxy is R0x3000, Bit 0.		
				0xB	EEPROM download (read from EEPROM) in progress. Destination proxy is R0x3000, Bit 1.		
				0xC	EEPROM general fault detected. Destination proxy is R0x3000, Bit 2.		
				0xD	Temperature sensor limit alarm. Destination proxy is R0x3002, Bit 0.		
				0x10			
				0x11	Common IRQ. This activates general IRQs not related to one		
				0.11	channel or the other (for example, EEPROM fault or		
					temperature sensor alarm). No destination proxy.		
				0x12	Channel 0 IRQ. No destination proxy.		
				0x13	Channel 1 IRQ. No destination proxy.		
				0x14	REFA embedded clock to selected Mx pin. No destination		
					proxy.		
				0x16	REFAA embedded clock to selected Mx pin. No destination proxy.		
				0x18	REFB embedded clock to selected Mx pin. No destination proxy.		
				0x1A	REFBB embedded clock to selected Mx pin. No destination proxy.		
				0x1C	REFA R divider resynchronized. Destination proxy is R0x3000D, Bit 3 (as IRQ).		
				0x1D	REFAA R divider resynchronized. Destination proxy is R0x3000D, Bit 7 (as IRQ).		
				0x1E	REFB R divider resynchronized. Destination proxy is R0x3000E, Bit 3 (as IRQ).		
				0x1F			
				0x20	REFA faulted. Destination proxy is R0x3005, Bit 3.		
				0x21	. ,		
					REFB faulted. Destination proxy is R0x3007, Bit 3.		
					REFBB faulted. Destination proxy is R0x3008, Bit 3.		
					REFA valid. Destination proxy is R0x3005, Bit 4.		
					REFAA valid. Destination proxy is R0x3006, Bit 4.		
					REFB valid. Destination proxy is R0x3007, Bit 4.		
					REFBB valid. Destination proxy is R0x3008, Bit 4.		
					REFA active. No destination proxy.		
					REFAA active. No destination proxy.		
					REFB active. No destination proxy.		
					REFBB active. No destination proxy.		
					Auxiliary NCO 0 active. No destination proxy.		
					Auxiliary NCO 1 active. No destination proxy.		
					Auxiliary TDC 0 active. No destination proxy.		
					Auxiliary TDC 1 active. No destination proxy.		
				0x30			
				0x31			

Address	Name	Bits	Bit Name	Settings	Description	Reset	Access
				0x32	APLL0 locked. Destination proxy is R0x3100, Bit 3.		
				0x33	APLL0 calibration in progress. Destination proxy is R0x3100, Bit 4.		
				0x34	DPLL0 actively tracking a reference input. No destination proxy.		
				0x35	DPLL0 in freerun mode. Destination proxy is R0x3101, Bit 0.		
					DPLL0 in holdover mode. Destination proxy is R0x3101, Bit 1.		
				0x37			
				0x38			
				0x39			
				0x3A			
				0x3B			
				0x3C	Channel 0 output distribution sync event. Destination proxy is R0x3014, Bit 4 (as IRQ).		
				0x3E	DPLL0 phase step detected. Destination proxy is R0x3011, Bit 0 (as IRQ).		
				0x3F	DPLL0 fast acquisition active. Destination proxy is R0x3102, Bit 4.		
				0x40	DPLL0 fast acquisition complete. Destination proxy is R0x3102, Bit 5.		
				0x41	R0x3012, Bit 4 (as IRQ).		
				0x42	proxy is R0x3012, Bit 4 (as IRQ).		
				0x43	is R0x3012, Bit 4 (as IRQ).		
					DPLL1 phase locked. Destination proxy is R0x3200, Bit 1.		
				0x51	DPLL1 frequency locked. Destination proxy is R0x3200, Bit 2.		
				0x52	, , , , , , , , , , , , , , , , , , , ,		
				0x53	Bit 4.		
				0x54	proxy.		
					DPLL1 in freerun mode. Destination proxy is R0x3201, Bit 0.		
					DPLL1 in holdover mode. Destination proxy is R0x3201, Bit 1.		
					DPLL1 switching reference inputs. Destination proxy is R0x3201, Bit 2.		
				0x58	R0x3202, Bit 0.		
				0x59	R0x3016, Bit 2.		
				0x5A	R0x3202, Bit 1.		
					DPLL1 phase slew limiter is active. Destination proxy is R0x3202, Bit 2.		
				0x5C	is R0x3019, Bit 4 (as IRQ).		
					DPLL1 phase step detected. Destination proxy is R0x3016, Bit 0 (as IRQ).		
				0x5F	DPLL1 fast acquisition active. Destination proxy is R0x3202, Bit 4.		

Address	Name	Bits	Bit Name	Settings	Description	Reset	Access
				0x60	DPLL1 fast acquisition complete. Destination proxy is R0x3202, Bit 5.		
				0x61	DPLL1 N-divider resynchronized. Destination proxy is R0x3017, Bit 4 (as IRQ).		
				0x62	Channel 1 distribution phase slew enabled. Destination proxy is R0x3012, Bit 4 (as IRQ).		
				0x63	Channel 1 distribution configuration error. Destination proxy is R0x3012, Bit 4 (as IRQ).		
				0x70	Auxiliary NCO 0 output to Mx pin (fundamental mode). No destination proxy.		
				0x74	Auxiliary digital phase-locked loop (DPLL) locked. Destination proxy is R0x300C, Bit 0 (as IRQ).		
				0x75	Auxiliary DPLL reference fault. Destination proxy is R0x300C, Bit 2 (as IRQ).		
				0x71	Auxiliary NCO 0 output to Mx pin (tagged mode). No destination proxy.		
				0x72	Auxiliary NCO 1 output to Mx pin (fundamental mode). No destination proxy.		
				0x73	Auxiliary NCO 1 output to Mx pin (tagged mode). No destination proxy.		
				0x78	Timestamp 0 time code available. Destination proxy is R0x300F, Bit 2 (as IRQ).		
				0x79	Timestamp 1 time code available. Destination proxy is R0x300F, Bit 3 (as IRQ).		
				0x7A	A predefined skew measurement is updated. Destination proxy is R0x3000F, Bit 4 (as IRQ).		

IRQ MAP COMMON MASK REGISTERS—REGISTER 0x10C TO REGISTER 0x110

Table 8. IRQ Map Common Mask Registers Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x10C	System clock (SYSCLK)	SYSCLK unlock	SYSCLK stable	SYSCLK lock	SYSCLK calibration end	SYSCLK calibration start	Watchdog timeout	EEPROM fault	EEPROM complete	0x00	R/W
0x10D	Auxiliary DPLL	Rese	rved	Skew limit exceeded	Temperature warning	Auxiliary DPLL unfault	Auxiliary DPLL fault	Auxiliary DPLL unlock	Auxiliary DPLL lock	0x00	R/W
0x10E	REFA	REFAA R _{DIV} resync	REFAA valid	REFAA unfault	REFAA fault	REFA R _{DIV} resync	REFA valid	REFA unfault	REFA fault	0x00	R/W
0x10F	REFB	REFBB R _{DIV} resync	REFBB valid	REFBB unfault	REFBB fault	REFB Rdiv resync	REFB valid	REFB unfault	REFB fault	0x00	R/W
0x110	Timestamp		Reserve	d	Skew update	Timestamp 1 event	Timestamp 0 event	Auxiliary NCO 1 Event	Auxiliary NCO 0 event	0x00	R/W

Table 9. IRQ Map Common Mask Registers Details

Address	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x10C	SYSCLK	7	SYSCLK unlock		System clock unlocked. Set this bit to Logic 1 to enable the SYSCLK unlocked IRQ. This IRQ alerts the user when a system clock PLL unlock event occurrs.	0x0	R/W
		6	SYSCLK stable		System clock stable. Set this bit to Logic 1 to enable the SYSCLK stable IRQ. This IRQ alerts the user that the system clock PLL is stable.	0x0	R/W
		5	SYSCLK lock		System clock locked. Set this bit to Logic 1 to enable the SYSCLK locked IRQ. This IRQ alerts the user when a system clock PLL unlock event occurrs.	0x0	R/W
		4	SYSCLK calibration inactive		System clock calibration inactive. Set this bit to Logic 1 to enable the SYSCLK calibration inactive IRQ. This IRQ alerts the user when the system clock calibration is either not running or completes.	0x0	R/W
		3	SYSCLK calibration active		System clock calibration active. Set this bit to Logic 1 to enable the SYSCLK calibration started IRQ. This IRQ alerts the user that the system clock calibration is in progress.	0x0	R/W
		2	Watchdog timeout		Watchdog timeout. Set this bit to Logic 1 to enable the watchdog timer timeout IRQ.	0x0	R/W
		1	EEPROM fault		EEPROM fault. Set this bit to Logic 1 to enable the EEPROM fault IRQ.		R/W
		0	EEPROM complete		EEPROM operation complete. Set this bit to Logic 1 to enable the EEPROM operation complete IRQ.	0x0	R/W
0x10D	Auxiliary	[7:6]	Reserved		Reserved.	0x0	R
	DPLL	5	Skew limit exceeded		Skew limit exceeded. Set this bit to Logic 1 to enable the reference input skew measurement limit exceeded IRQ.	0x0	R/W
		4	Temperature warning		Temperature range warning. Set to Logic 1 to enable the temperature warning IRQ. This IRQ alerts the user when the temperature sensor is out of range. This IRQ activates if enabled and the temperature limits are configured before the system clock locks.	0x0	R/W
		3	Auxiliary DPLL unfault		Closed-loop SYSCLK compensation DPLL unfaulted. Set this bit to Logic 1 to enable the auxiliary DPLL unfault IRQ.	0x0	R/W
		2	Auxiliary DPLL fault		Closed-loop SYSCLK compensation DPLL faulted. Set this bit to Logic 1 to enable the auxiliary DPLL fault IRQ.	0x0	R/W
		1	Auxiliary DPLL unlock		Closed-loop SYSCLK compensation DPLL unlocked. Set this bit to Logic 1 to enable the auxiliary DPLL unlock IRQ.	0x0	R/W
		0	Auxiliary DPLL lock		Closed-loop SYSCLK compensation DPLL locked. Set this bit to Logic 1 to enable the auxiliary DPLL lock IRQ.	0x0	R/W
0x10E	REFA	7	REFAA R _{DIV} resync		REFAA R_{DIV} resync. Set this bit to Logic 1 to enable the REFAA R_{DIV} resync IRQ. This IRQ alerts the user of a resynchronization between a reference input demodulated edge and a DPLL feedback edge.	0x0	R/W
		6	REFAA valid		REFAA validated. Set this bit to Logic 1 to enable the REFAA valid IRQ.	0x0	R/W
		5	REFAA unfault		REFAA unfaulted. Set this bit to Logic 1 to enable the REFAA unfaulted IRQ.	0x0	R/W
		4	REFAA fault		REFAA faulted. Set this bit to Logic 1 to enable the REFAA faulted IRQ.	0x0	R/W
		3	REFA R _{DIV} resync		REFA R _{DIV} resync. Set this bit to Logic 1 to enable the REFA R _{DIV} resync IRQ. This IRQ alerts the user of a resynchronization between a reference input demodulated edge and a DPLL feedback edge.	0x0	R/W
		2	REFA valid		REFA validated. Set this bit to Logic 1 to enable the REFA valid IRQ.	0x0	R/W
		1	REFA unfault		REFA unfaulted. Set this bit to Logic 1 to enable the REFA unfaulted IRQ.	0x0	R/W
		0	REFA fault		REFA faulted. Set to Logic 1 to enable the REFA faulted IRQ	0x0	R/W

Address	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x10F	REFB	7	REFBB R _{DIV} resync		REFBB R _{DIV} resync. Set this bit to Logic 1 to enable the REFBB R _{DIV} resync IRQ. This IRQ alerts the user of a resynchronization between a reference input demodulated edge and a DPLL feedback edge.	0x0	R/W
		6	REFBB valid		REFBB validated. Set this bit to Logic 1 to enable the REFBB valid IRQ.	0x0	R/W
		5	REFBB unfault		REFBB unfaulted. Set this bit to Logic 1 to enable the REFBB unfaulted IRQ.	0x0	R/W
		4	REFBB fault		REFBB faulted. Set this bit to Logic 1 to enable the REFBB faulted IRQ.	0x0	R/W
		3	REFB R _{DIV} resync		REFB R _{DIV} resync. Set this bit to Logic 1 to enable the REFB R _{DIV} resync IRQ. This IRQ alerts the user of a resynchronization between a reference input demodulated edge and a DPLL feedback edge.	0x0	R/W
		2	REFB valid		REFB validated. Set this bit to Logic 1 to enable the REFB valid IRQ.	0x0	R/W
		1	REFB unfault		REFB unfaulted. Set this bit to Logic 1 to enable the REFB unfaulted IRQ.	0x0	R/W
		0	REFB fault		REFB faulted. Set this bit to Logic 1 to enable the REFB faulted IRQ.	0x0	R/W
0x110	Timestamp	[7:5]	Reserved		Reserved.	0x0	R
		4	Skew update		Skew measurement updated. Set this bit to Logic 1 to enable the reference input skew measurement updated IRQ.	0x0	R/W
		3	Timestamp 1 event		Timestamp 1 time code available. Set this bit to Logic 1 to enable the Timestamp 1 event IRQ. This IRQ can be configured to activate only when tagged NCO 1 events are generated.	0x0	R/W
		2	Timestamp 0 event		Timestamp 0 time code available. Set this bit to Logic 1 to enable the Timestamp 0 event IRQ. This IRQ can be configured to activate only when tagged NCO 0 events are generated.	0x0	R/W
		1	Auxiliary NCO 1 event		Auxiliary NCO 1 event. Set this bit to Logic 1 to enable the auxiliary NCO 1 event IRQ. This IRQ activates at the interval set by the auxiliary NCO 1 frequency, regardless of the tag ratio.	0x0	R/W
		0	Auxiliary NCO 0 event		Auxiliary NCO 0 event. Set this bit to Logic 1 to enable the auxiliary NCO 0 event IRQ. This IRQ activates at the interval set by the auxiliary NCO 0 frequency regardless, of the tag ratio.	0x0	R/W

IRQ MAP DPLLO MASK REGISTERS—REGISTER 0x111 TO REGISTER 0x115

Table 10. IRQ Map DPLL0 Mask Registers Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x111	Lock	DPLL0 frequency clamp inactive	DPLL0 frequency clamp active	DPLL0 phase slew limiter inactive	DPLL0 phase slew limiter active	DPLL0 frequency unlock	DPLL0 frequency lock	DPLL0 phase unlock	DPLL0 phase lock	0x00	R/W
0x112	State	DPLL0 reference switching	DPLL0 freerun entered	DPLL0 holdover entered	DPLL0 enter hitless	DPLL0 exit hitless	DPLL0 history update	Reserved	DPLL0 phase step detect	0x00	R/W
0x113	Fast acquisition		Reserved		DPLL0 N- divider resync	DPLL0 fast acquisition complete	DPLL0 fast acquisition started	Rese	rved	0x00	R/W
0x114	Active profile	Rese	rved	DPLL0 Profile 5 active	DPLL0 Profile 4 active	DPLL0 Profile 3 active	DPLL0 Profile 2 active	DPLL0 Profile 1 active	DPLL0 Profile 0 active	0x00	R/W
0x115	APLL		Reserved		DPLL0 distribution sync	APLL0 unlock	APLL0 lock	APLL0 calibration complete	APLL0 calibration start	0x00	R/W

Table 11. IRQ Map DPLL0 Mask Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x111	Lock	7	DPLL0 frequency clamp inactive		Frequency clamp deactivated. Set this bit to Logic 1 to enable IRQ for DPLL0 frequency clamp inactive.	0x0	R/W
		6	DPLL0 frequency clamp active		Frequency clamp activated. Set this bit to Logic 1 to enable IRQ for DPLL0 frequency clamp active.	0x0	R/W
		5	DPLL0 phase slew limiter inactive		Phase slew limiter deactivated. Set this bit to Logic 1 to enable IRQ for DPLL0 phase slew limiter deactivated.	0x0	R/W
		4	DPLL0 phase slew limiter active		Phase slew limiter activated. Set this bit to Logic 1 to enable IRQ for DPLL0 phase slew limiter activated.	0x0	R/W
		3	DPLL0 frequency unlock		Frequency unlocked. Set this bit to Logic 1 to enable IRQ for DPLL0 frequency unlock detect (lock to unlock transition).	0x0	R/W
		2	DPLL0 frequency lock		Frequency locked. Set this bit to Logic 1 to enable IRQ for DPLL0 frequency lock detect (unlock to lock transition).	0x0	R/W
		1	DPLL0 phase unlock		Phase unlocked. Set this bit to Logic 1 to enable IRQ for DPLLO phase unlock detect (lock to unlock transition).	0x0	R/W
		0	DPLL0 phase lock		Phase locked. Set this bit to Logic 1 to enable IRQ for DPLL0 phase lock detect (unlock to lock transition).	0x0	R/W
0x112	State	7	DPLL0 reference switching		Reference switching. Set this bit to Logic 1 to enable IRQ for DPLL0 reference input switching.	0x0	R/W
		6	DPLL0 freerun entered		Freerun mode entered. Set this bit to Logic 1 to enable IRQ for DPLL0 freerun mode entered.	0x0	R/W
		5	DPLL0 holdover entered		Holdover mode entered. Set this bit to Logic 1 to enable IRQ for DPLL0 holdover mode entered.	0x0	R/W
		4	DPLL0 enter hitless		Hitless mode entered. Set this bit to Logic 1 to enable IRQ for DPLL0 hitless mode entered.	0x0	R/W
		3	DPLL0 exit hitless		Hitless mode exited. Set this bit to Logic 1 to enable IRQ for DPLL0 hitless mode exited.	0x0	R/W
		2	DPLL0 history update		Holdover history updated. Set this bit to Logic 1 to enable IRQ for DPLL0 tuning word holdover history updated.	0x0	R/W
		1	Reserved		Reserved.	0x0	R
		0	DPLL0 phase step detect		Phase step detected. Set this bit to Logic 1 to enable IRQ for DPLL0 reference input phase step detected.	0x0	R/W
0x113	Fast	[7:5]	Reserved		Reserved.	0x0	R
	acquisition	4	DPLL0 N-divider resync		N-divider resynchronized. Set this bit to Logic 1 to enable IRQ for DPLL0 N-divider resync.	0x0	R/W
		3	DPLL0 fast acquisition complete		Fast acquisition complete. Set this bit to Logic 1 to enable IRQ for DPLL0 fast acquisition complete.	0x0	R/W
		2	DPLL0 fast acquisition started		Fast acquisition started. Set this bit to Logic 1 to enable IRQ for DPLL0 fast acquisition started.	0x0	R/W
		[1:0]	Reserved		Reserved.	0x0	R/W
0x114	Active	[7:6]	Reserved		Reserved.	0x0	R
	profile	5	DPLL0 Profile 5 active		Profile 5 active. Set this bit to Logic 1 to enable IRQ for DPLL0 Profile 5 activated.	0x0	R/W
		4	DPLL0 Profile 4 active		Profile 4 active. Set this bit to Logic 1 to enable IRQ for DPLL0 Profile 4 activated.	0x0	R/W
		3	DPLL0 Profile 3 active		Profile 3 active. Set this bit to Logic 1 to enable IRQ for DPLL0 Profile 3 activated.	0x0	R/W
		2	DPLL0 Profile 2 active		Profile 2 active. Set this bit to Logic 1 to enable IRQ for DPLL0 Profile 2 activated.	0x0	R/W
		1	DPLL0 Profile 1 active		Profile 1 active. Set this bit to Logic 1 to enable IRQ for DPLL0 Profile 1 activated.	0x0	R/W
		0	DPLL0 Profile 0 active		Profile 0 active. Set this bit to Logic 1 to enable IRQ for DPLL0 Profile 0 activated.	0x0	R/W
0x115	APLL	[7:5]	Reserved		Reserved.	0x0	R
		4	DPLL0 distribution		Clock distribution synced. Set this bit to Logic 1 to	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
			sync		enable IRQ for DPLL0 clock distribution synced.		
		3	APLL0 unlock		Unlock detect. Set this bit to Logic 1 to enable IRQ for APLL0 unlock detect (lock to unlock transition).	0x0	R/W
		2	APLL0 lock		Lock detect. Set this bit to Logic 1 to enable IRQ for APLL0 lock detect (unlock to lock transition).	0x0	R/W
		1	APLL0 calibration complete		Calibration complete. Set this bit to Logic 1 to enable IRQ for APLL0 calibration complete.	0x0	R/W
		0	APLL0 calibration start		Calibration start. Set this bit to Logic 1 to enable IRQ for APLL0 calibration start.	0x0	R/W

IRQ MAP DPLL1 MASK REGISTERS—REGISTER 0x116 TO REGISTER 0x11A

Table 12. IRQ Map DPLL1 Mask Registers Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x116	Lock	DPLL1 frequency clamp inactive	DPLL1 frequency clamp active	DPLL1 phase slew limiter inactive	DPLL1 phase slew limiter active	DPLL1 frequency unlock	DPLL1 frequency lock	DPLL1 phase unlock	DPLL1 phase lock	0x00	R/W
0x117	State	DPLL1 reference switching	DPLL1 freerun entered	DPLL1 holdover entered	DPLL1 enter hitless	DPLL1 exit hitless	DPLL1 history update	Reserved	DPLL1 phase step detect	0x00	R/W
0x118	Fast acquisition	Reserved			DPLL1 N- divider resync	DPLL1 fast acquisition complete	DPLL1 fast acquisition started	Rese	rved	0x00	R/W
0x119	Active profile	Rese	rved	DPLL1 Profile 5 active	DPLL1 Profile 4 active	DPLL1 Profile 3 active	DPLL1 Profile 2 active	DPLL1 Profile 1 active	DPLL1 Profile 0 active	0x00	R/W
0x11A	APLL		Reserved	•	DPLL1 distribution sync	APLL1 unlock	APLL1 lock	APLL1 calibration complete	APLL1 calibration start	0x00	R/W

$Table~13.~IRQ_MAP_DPLL_1_MASK~Register~Details$

Addr	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x116	Lock	7	DPLL1 frequency clamp Inactive		Frequency clamp deactivated. Set this bit to Logic 1 to enable IRQ for DPLL1 frequency clamp inactive.	0x0	R/W
		6	DPLL1 frequency clamp active		Frequency clamp activated. Set this bit to Logic 1 to enable IRQ for DPLL1 frequency clamp active.	0x0	R/W
		5	DPLL1 phase slew limiter inactive		Phase slew limiter deactivated. Set this bit to Logic 1 to enable IRQ for DPLL1 phase slew limiter deactivated.	0x0	R/W
		limiter active IRQ for DPLL1 phase slew limiter activated.	Phase slew limiter activated. Set this bit to Logic 1 to enable IRQ for DPLL1 phase slew limiter activated.	0x0	R/W		
		3	DPLL1 frequency unlock		Frequency unlocked. Set this bit to Logic 1 to enable IRQ for DPLL1 frequency unlock detect (lock to unlock transition).	0x0	R/W
		1	DPLL1 frequency lock		Frequency locked. Set this bit to Logic 1 to enable IRQ for DPLL1 frequency lock detect (unlock to lock transition).	0x0	R/W
			DPLL1 phase unlock		Phase unlocked. Set this bit to Logic 1 to enable IRQ for DPLL1 phase unlock detect (lock to unlock transition).	0x0	R/W
		0	DPLL1 phase lock		Phase locked. Set this bit to Logic 1 to enable IRQ for DPLL1 phase lock detect (unlock to lock transition).	0x0	R/W
0x117	State	7	DPLL1 reference switching		Reference switching. Set this bit to Logic 1 to enable IRQ for DPLL1 reference input switching.	0x0	R/W
		6	DPLL1 freerun entered		Freerun mode entered. Set this bit to Logic 1 to enable IRQ for DPLL1 freerun mode entered.	0x0	R/W
		5	DPLL1 holdover entered		Holdover mode entered. Set this bit to Logic 1 to enable IRQ for DPLL1 holdover mode entered.	0x0	R/W
		4	DPLL1 enter hitless		Hitless mode entered. Set this bit to Logic 1 to enable IRQ for DPLL1 hitless mode entered.	0x0	R/W

Addr	Name	Bits	Bit Name	Settings	Description	Reset	Access
		3	DPLL1 exit hitless		Hitless mode exited. Set this bit to Logic 1 to enable IRQ for DPLL1 hitless mode exited.	0x0	R/W
		2	DPLL1 history update		Holdover history updated. Set this bit to Logic 1 to enable IRQ for DPLL1 tuning word holdover history updated.	0x0	R/W
		1	Reserved		Reserved.	0x0	R
		0	DPLL1 phase step detect		Phase step detected. Set this bit to Logic 1 to enable IRQ for DPLL1 reference input phase step detected.	0x0	R/W
0x118	Fast	[7:5]	Reserved		Reserved.	0x0	R
	acquisition	4	DPLL1 N-divider resync		N-divider resynchronized. Set this bit to Logic 1 to enable IRQ for DPLL1 N-divider resync.	0x0	R/W
		3	DPLL1 fast acquisition complete		Fast Acquisition Complete. Set to Logic 1 to enable IRQ for DPLL1 fast acquisition complete.	0x0	R/W
		2	DPLL1 fast acquisition started		Fast Acquisition Started. Set to Logic 1 to enable IRQ for DPLL1 fast acquisition started.	0x0	R/W
		[1:0]	Reserved		Reserved.	0x0	R/W
0x119	Active	[7:6]	Reserved		Reserved.	0x0	R
	profile	5	DPLL1 Profile 5 active		Profile 5 active. Set this bit to Logic 1 to enable IRQ for DPLL1 Profile 5 activated.	0x0	R/W
		4	DPLL1 Profile 4 active		Profile 4 active. Set this bit to Logic 1 to enable IRQ for DPLL1 Profile 4 activated.	0x0	R/W
		3	DPLL1 Profile 3 active		Profile 3 active. Set this bit to Logic 1 to enable IRQ for DPLL1 Profile 3 activated.	0x0	R/W
		2	DPLL1 Profile 2 active		Profile 2 active. Set this bit to Logic 1 to enable IRQ for DPLL1 Profile 2 activated.	0x0	R/W
		1	DPLL1 Profile 1 active		Profile 1 active. Set this bit to Logic 1 to enable IRQ for DPLL1 Profile 1 activated.	0x0	R/W
		0	DPLL1 Profile 0 active		Profile 0 active. Set this bit to Logic 1 to enable IRQ for DPLL1 Profile 0 activated.	0x0	R/W
0x11A	APLL	[7:5]	Reserved		Reserved.	0x0	R
		4	DPLL1 distribution sync		Clock distribution synced. Set to Logic 1 to enable IRQ for DPLL1 clock distribution synced.	0x0	R/W
		3	APLL1 unlock		Unlock detect. Set to Logic 1 to enable IRQ for APLL1 unlock detect (lock to unlock transition).	0x0	R/W
		2	APLL1 lock		Lock detect. Set to Logic 1 to enable IRQ for APLL1 lock detect (unlock to lock transition).	0x0	R/W
		1	APLL1 calibration complete		Calibration complete. Set to Logic 1 to enable IRQ for APLL1 calibration complete.	0x0	R/W
		0	APLL1 calibration start		Calibration start. Set to Logic 1 to enable IRQ for APLL1 calibration start.	0x0	R/W

SYSTEM CLOCK (SYSCLK) REGISTERS—REGISTER 0x200 TO REGISTER 0x209

Table 14. System Clock Registers Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x200	Feedback divider ratio					Feedback divi	der ratio		•	0x00	R/W
0x201	Input		Rese	rved		Enable maintaining amplifier		nput divider atio	Enable SYSCLK doubler	0x00	R/W
0x202	Reference frequency					SYSCLK reference fi	requency [7:0]		0x00	R/W
0x203	Reference frequency					SYSCLK reference from	equency [´	15:8]		0x00	R/W
0x204	Reference frequency					SYSCLK reference fre	quency [2	3:16]		0x00	R/W
0x205	Reference frequency					SYSCLK reference fre	quency [3	1:24]		0x00	R/W
0x206	Reference frequency					SYSCLK reference fre	quency [3	9:32]		0x00	R/W
0x207	Stability timer					System clock stabili	ity period	[7:0]		0x00	R/W
0x208	Stability timer					System clock stabilit	ty period [15:8]		0x00	R/W
0x209	Stability timer		Rese	rved		System clock stability p	eriod [19:	16]		0x00	R/W

Table 15. System Clock Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x200	Feedback divider ratio	[7:0]	Feedback divider ratio		SYSCLK PLL feedback divide ratio. This bit field is the SYSCLK PLL multiplication ratio.	0x0	R/W
0x201	Input	[7:4]	Reserved		Reserved.	0x0	R
		3	Enable maintaining amplifier		Enable SYSCLK maintaining amplifier. Logic 0: crystal maintaining amplifier disabled. Use this setting when not using a crystal as the system clock input. Logic 1: crystal maintaining amplifier enabled. Use this	0x0	R/W
		[2:1]	SYSCLK input divider		setting when using a crystal as the system clock input. SYSCLK prescaler ratio. This bit field controls the	0x0	R/W
		[2:1]	ratio	0	system clock input divider. Prescalar bypassed.	OXO	K/VV
				1 2	Divide by 2. System clock input frequency is divided by 2. Divide by 4. System clock input frequency is divided		
				3	by 4. Divide by 8. System clock input frequency is divided		
				3	by 2.		
		0	Enable SYSCLK doubler		Enable SYSCLK doubler. The system clock doubler decreases the noise contribution of the system clock PLL. However, refer to the AD9545 data sheet for the input duty cycle requirements to use the doubler. Logic 0: system clock doubler disabled. Logic 1: system clock doubler enabled.	0x0	R/W
0x202	Reference frequency	[7:0]	SYSCLK reference frequency [7:0]		SYSCLK reference frequency. This 40-bit unsigned integer bit field contains the system clock reference frequency in units of millihertz. For example, the bit field setting for a 49.152 MHz crystal is 49,152,000,000 decimal (0x0B71B00000).	0x0	R/W
0x203	Reference frequency	[7:0]	SYSCLK reference frequency [15:8]		SYSCLK reference frequency. This 40-bit unsigned integer bit field contains the system clock reference frequency in units of millihertz. For example, the bit field setting for a 49.152 MHz crystal is 49,152,000,000 decimal (0x0B71B00000).	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x204	Reference frequency	[7:0]	SYSCLK reference frequency [23:16]		SYSCLK reference frequency. This 40-bit unsigned integer bit field contains the system clock reference frequency in units of millihertz. For example, the bit field setting for a 49.152 MHz crystal is 49,152,000,000 decimal (0x0B71B00000).	0x0	R/W
0x205	Reference frequency	[7:0]	SYSCLK reference frequency [31:24]		SYSCLK reference frequency. This 40-bit unsigned integer bit field contains the system clock reference frequency in units of millihertz. For example, the bit field setting for a 49.152 MHz crystal is 49,152,000,000 decimal (0x0B71B00000).	0x0	R/W
0x206	Reference frequency	[7:0]	SYSCLK reference frequency [39:32]		SYSCLK reference frequency. This 40-bit unsigned integer bit field contains the system clock reference frequency in units of millihertz. For example, the bit field setting for a 49.152 MHz crystal is 49,152,000,000 decimal (0x0B71B00000).	0x0	R/W
0x207	Stability timer	[7:0]	System clock stability period [7:0]		SYSCLK stability period. This 20-bit unsigned integer bit field is the amount of time that the system clock PLL must be locked before the system clock stable bit is Logic 1. This time is in units of milliseconds. For example, for a system clock stability period of 50 ms, the value in this bit field is 50 decimal (0x32).	0x0	R/W
0x208	Stability timer	[7:0]	System clock stability period [15:8]		SYSCLK stability period. This 20-bit unsigned integer bit field is the amount of time that the system clock PLL must be locked before the system clock stable bit is Logic 1. This time is in units of milliseconds. For example, for a system clock stability period of 50 ms, the value in this bit field is 50 decimal (0x32).	0x0	R/W
0x209	Stability timer	[7:4] [3:0]	Reserved System clock stability period [19:16]		Reserved. SYSCLK stability period. This 20-bit unsigned integer bit field is the amount of time that the system clock PLL must be locked before the system clock stable bit is Logic 1. This time is in units of milliseconds. For example, for a system clock stability period of 50 ms, the value in this bit field is 50 decimal (0x32).	0x0 0x0	R R/W

SYSCLK COMPENSATION REGISTERS—REGISTER 0x280 TO REGISTER 0x29C

Table 16. SYSCLK Compensation Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x280	Auxiliary DPLL and reference time to digital converter (TDC) compensation source	Re	served	Compensate auxiliary DPLL via DPLLx	Compensate auxiliary DPLL via coefficients	Reserved	Compensate TDCs via auxiliary DPLL	Compensate TDCs via DPLLx	Compensate TDCs via coefficients	0x00	R/W
0x281	Auxiliary NCO compensation source	Reserved	Compensate Auxiliary NCO 1 via auxiliary DPLL	Compensate Auxiliary NCO 1 via DPLLx	Compensate Auxiliary NCO 1 via coefficients	Reserved	Compensate Auxiliary NCO 0 via auxiliary DPLL	Compensate Auxiliary NCO 0 via DPLLx	Compensate Auxiliary NCO 0 via coefficients	0x00	R/W
0x282	DPLL compensation source	Reserved	Compensate DPLL1 via auxiliary DPLL	Compensate DPLL1 via DPLLx	Compensate DPLL1 via coefficients	Reserved	Compensate DPLL0 via auxiliary DPLL	Compensate DPLL0 via DPLLx	Compensate DPLL0 via coefficients	0x00	R/W
0x283	Rate change limit			Reserved				Slew rate limi	t	0x00	R/W
0x284	Closed-loop source		Reserved		Auxiliary DPLL source				0x00	R/W	
0x285	Auxiliary DPLL Bandwidth 0			A	Auxiliary DPLL bandwidth [7:0]					0x00	R/W

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x286	Compensation Bandwidth 1			·	Auxiliary DPLL	bandwidth [15:	8]			0x00	R/W
0x287	Error source				Reserved				DPLL channel error source	0x00	R/W
0x288	Open-loop cutoff	Reserved					Coe	efficient outpu	t filter cutoff	0x00	R/W
0x289	SYSCLK Compensation Polynomial 0			ı	Constant compe	ensation value [7:0]			0x00	R/W
0x28A	SYSCLK Compensation Polynomial 1			(Constant compe	nsation value [1	5:8]			0x00	R/W
0x28B	SYSCLK Compensation Polynomial 2			C	onstant comper	nsation value [2	3:16]			0x00	R/W
0x28C	SYSCLK Compensation Polynomial 3			C	onstant comper	nsation value [3	1:24]			0x00	R/W
0x28D	SYSCLK Compensation Polynomial 4			C	onstant comper	nsation value [3	9:32]			0x00	R/W
0x28E	SYSCLK Compensation Polynomial 5				T ¹ signif	ficand [7:0]				0x00	R/W
0x28F	SYSCLK Compensation Polynomial 6				T¹ signifi	cand [15:8]				0x00	R/W
0x290	SYSCLK Compensation Polynomial 7				T¹ ex	ponent				0x00	R/W
0x291	SYSCLK Compensation Polynomial 8				T ² signif	ficand [7:0]				0x00	R/W
0x292	SYSCLK Compensation Polynomial 9				T² signifi	cand [15:8]				0x00	R/W
0x293	SYSCLK Compensation Polynomial 10				T ² ex	ponent				0x00	R/W
0x294	SYSCLK Compensation Polynomial 11				T³ signif	ficand [7:0]				0x00	R/W
0x295	SYSCLK Compensation Polynomial 12				T³ signifi	cand [15:8]				0x00	R/W
0x296	SYSCLK Compensation Polynomial 13				T³ ex	ponent				0x00	R/W
0x297	SYSCLK Compensation Polynomial 14				T ⁴ signif	ficand [7:0]				0x00	R/W
0x298	SYSCLK Compensation Polynomial 15				T⁴ signifi	cand [15:8]				0x00	R/W
0x299	SYSCLK Compensation Polynomial 16				T⁴ ex	ponent				0x00	R/W
0x29A	SYSCLK Compensation Polynomial 17				T⁵ signif	ficand [7:0]				0x00	R/W

UG-1146

AD9545 Register Map Reference Manual

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x29B	SYSCLK Compensation Polynomial 18				T⁵ signi	ficand [15:8]	·			0x00	R/W
0x29C	SYSCLK Compensation Polynomial 19				T⁵ e	xponent				0x00	R/W

Table 17. SYSCLK Compensation Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x280	Auxiliary DPLL	[7:6]	Reserved		Reserved.	0x0	R
	and reference TDC compen- sation source	5	Compensate auxiliary DPLL via DPLLx		Use DPLLx as the source to compensate the auxiliary DPLL. Setting this bit to Logic 1 enables DPLLx (where x is either 0 or 1) to apply frequency corrections to the auxiliary DPLL. DPLL0 is chosen if the channel error source bit is Logic 0, and DPLL1 is chosen if this bit is Logic 1. This mode is useful if one of the DPLLs is locked to a reference input with a frequency considered more accurate than the system clock source.	0x0	R/W
		4	Compensate auxiliary DPLL via coefficients		Use temperature compensation polynomial for the auxiliary DPLL. Setting this bit to Logic 1 enables the open-loop polynomial temperature compensation for the auxiliary DPLL. This mode is useful if applying a known frequency vs. temperature characteristic that can be fit to a firth order polynomial.	0x0	R/W
		3	Reserved		Reserved.	0x0	R
		2	Compensate TDCs via auxiliary DPLL		Use the auxiliary DPLL as the source to compensate TDCs. Setting this bit to Logic 1 enables the auxiliary DPLL to apply frequency corrections to the time to digital converters, including both the auxiliary TDCs, as well as the reference TDCs. This mode is useful if the auxiliary DPLL is locked to a reference input with a frequency considered more accurate than the system clock source. This bit must be set for the auxiliary DPLL frequency corrections to go to the DPLL reference input frequency monitoring logic.	0x0	R/W
		1	Compensate TDCs via DPLLx		Use DPLLx as the source to compensate TDCs. Setting this bit to Logic 1 enables DPLLx (where x is either 0 or 1) to apply frequency corrections to the time to digital converters, including both the auxiliary TDCs, as well as the reference TDCs. DPLL0 is chosen if the channel error source bit is Logic 0, and DPLL1 is chosen if this bit is Logic 1. This mode is useful if one of the DPLLs is locked to a reference input with a frequency considered more accurate than the system clock source, and this bit must be set for the frequency corrections to go to the DPLL reference input frequency monitoring logic.	0x0	R/W
		0	Compensate TDCs via coefficients		Use temperature compensation polynomial for TDCs. Setting this bit to Logic 1 enables the open-loop polynomial temperature compensation for TDCs, including the auxiliary TDCs, as well as the reference TDCs. This mode is useful if applying a known frequency vs. temperature characteristic to the TDCs that can be fit to a fifth order polynomial, and this bit must be set for the frequency corrections to go to the DPLL reference input frequency monitoring logic.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x281	Auxiliary NCO	7	Reserved		Reserved.	0x0	R
	compensation source	6	Compensate Auxiliary NCO 1 via auxiliary DPLL		Use auxiliary DPLL as the source to compensate Auxiliary NCO 1. Setting this bit to Logic 1 enables the auxiliary DPLL to apply frequency corrections to Auxiliary NCO 1. This mode is useful if the auxiliary DPLL is locked to a reference input with a frequency considered more accurate than the system clock source.	0x0	R/W
		5	Compensate Auxiliary NCO 1 via DPLLx		Use DPLLx as the source to compensate Auxiliary NCO 1. Setting this bit to Logic 1 enables DPLLx (where x is either 0 or 1) to apply frequency corrections to Auxiliary NCO 1. DPLL0 is chosen if the channel error source bit is Logic 0, and DPLL1 is chosen if this bit is Logic 1. This mode is useful if one of the DPLLs is locked to a reference input with a frequency considered more accurate than the system clock source.	0x0	R/W
		4	Comp Auxiliary NCO 1 via coefficients		Use temperature compensation polynomial for Auxiliary NCO 1. Setting this bit to Logic 1 enables the open-loop polynomial temperature compensation for Auxiliary NCO 0. This mode is useful if applying a known frequency vs. temperature characteristic that can be fit to a fifth order polynomial.	0x0	R/W
		3	Reserved		Reserved.	0x0	R
		2	Compensate Auxiliary NCO 0 via auxiliary DPLL		Use auxiliary DPLL as the source to compensate Auxiliary NCO 0. Setting this bit to Logic 1 enables the auxiliary DPLL to apply frequency corrections to Auxiliary NCO 0. This mode is useful if the auxiliary DPLL is locked to a reference input with a frequency considered more accurate than the system clock source.	0x0	R/W
		1	Compensate Auxiliary NCO 0 via DPLLx		Use DPLLx as the source to compensate Auxiliary NCO 0. Setting this bit to Logic 1 enables DPLLx (where x is either 0 or 1) to apply frequency corrections to Auxiliary NCO 0. DPLL0 is chosen if the channel error source bit is Logic 0, and DPLL1 is chosen if this bit is Logic 1. This mode is useful if one of the DPLLs is locked to a reference input with a frequency considered more accurate than the system clock source.	0x0	R/W
		0	Compensate Auxiliary NCO 0 via coefficients		Use temperature compensation polynomial for Auxiliary NCO 0. Setting this bit to Logic 1 enables the open-loop polynomial temperature compensation for Auxiliary NCO 0. This mode is useful if applying a known frequency vs. temperature characteristic that can be fit to a fifth order polynomial.	0x0	R/W
0x282		7	Reserved		Reserved.	0x0	R
	compensation source	6	Compensate DPLL1 via auxiliary DPLL		Use auxiliary DPLL as the source to compensate DPLL1. Setting this bit to Logic 1 enables the Auxiliary DPLL to apply frequency corrections to DPLL1. This mode is useful if the auxiliary DPLL is locked to a reference input with a frequency considered more accurate than the system clock source.	0x0	R/W
		5	Compensate DPLL1 via DPLLx		Use DPLLx as the source to compensate DPLL1. Setting this bit to Logic 1 enables DPLLx (where x is either 0 or 1) to apply frequency corrections to DPLL1. The channel error source bit must be set to Logic 0 so that DPLL0 is chosen to compensate DPLL1. This mode is useful if DPLL0 is locked to a reference input with a frequency considered more accurate than the system clock source.	0x0	R/W
		4	Compensate DPLL1 via coefficients		Use temperature compensation polynomial for DPLL1. Setting this bit to Logic 1 enables the open-loop polynomial temperature compensation for DPLL0. This mode is useful if applying a known frequency vs. temperature characteristic that can be fit to a fifth order polynomial.	0x0	R/W
		3	Reserved		Reserved.	0x0	R

Addr.	Name	Bits		Settings	Description	Reset	Access
		2	Compensate DPLL0 via auxiliary DPLL		Use auxiliary DPLL as the source to compensate DPLL0. Setting this bit to Logic 1 enables the auxiliary DPLL to apply frequency corrections to DPLL0. This mode is useful if the auxiliary DPLL is locked to a reference input with a frequency considered more accurate than the system clock source.	0x0	R/W
		1	Compensate DPLL0 via DPLLx		Use DPLLx as the source to compensate DPLL0. Setting this bit to Logic 1 enables DPLLx (where x is either 0 or 1) to apply frequency corrections to DPLL0. The channel error source bit must be set to Logic 1 so that DPLL1 is chosen to compensate DPLL0. This mode is useful if DPLL1 is locked to a reference input with a frequency considered more accurate than the system clock source.	0x0	R/W
		0	Compensate DPLL0 via coefficients		Use temperature compensation polynomial for DPLLO. Setting this bit to Logic 1 enables the open-loop polynomial temperature compensation for DPLLO. This mode is useful if if applying a known frequency vs. temperature characteristic that can be fit to a fifth order polynomial.	0x0	R/W
0x283	_	[7:3]	Reserved		Reserved.	0x0	R
	limit	[2:0]	Slew rate limit		Error compensation rate change limiting. This 3-bit bit field controls the system clock compensation rate change limiting. It prevents the system clock compensation block from introducing system clock frequency changes that can cause system instabilities.	0x0	R/W
				000	none.		
				001	0.715 ppm/s.		
				010	1.43 ppm/s.		
					2.86 ppm/s.		
					5.72 ppm/s.		
					11.44 ppm/s.		
					22.88 ppm/s.		
				111	45.76 ppm/s.		
0x284	Closed-loop		Reserved		Reserved.	0x0	R
	source	[4:0]	Auxiliary DPLL source	0 1 2 3	Auxiliary DPLL closed-loop source. This 5-bit bit field selects the source of the auxiliary DPLL when using auxiliary DPLL compensation. For example, if the clock input connected to REFA is considered to be more accurate frequency source in the system, select REFA in this bit field. Reference A. Reference AA. Reference B. Reference BB. Auxiliary NCO 0.	0x0	R/W
				7			
0x285	Auxiliary DPLL Bandwidth 0	[7:0]	Auxiliary DPLL bandwidth [7:0]	,	Auxiliary DPLL bandwidth. This 16-bit bit field is the loop bandwidth of the auxiliary DPLL tracks the system clock frequency error and provides a correction to the AD9545 digital logic. It is in units of 0.1 Hz (decihertz). For example, to set a loop bandwidth of 247.6 Hz, enter 2476d (0x09AC) into this bit field.	0x0	R/W
0x286	Compensation Bandwidth 1	[7:0]	Auxiliary DPLL bandwidth [15:8]		Auxiliary DPLL bandwidth. This 16-bit bit field is the loop bandwidth of the auxiliary DPLL tracks the system clock frequency error and provides a correction to the AD9545 digital logic. It is in units of 0.1 Hz (decihertz). For example, to set a loop bandwidth of 247.6 Hz, enter 2476d (0x09AC) into this bit field.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	
0x287	Error source	[7:1]	Reserved		Reserved.	0x0	R
		0	DPLL channel error source		Compensation error source for DPLL Channel x. This bit allows the user to select which DPLL to use as the reference for correcting the system clock frequency error while using DPLL channel compensation.	0x0	R/W
				0	DPLLO. Selects DPLLO as the source of system clock		
					compensation error signal.		
				1	DPLL1. Selects DPLL1 as the source of system clock compensation error signal.		
0x288	Open-loop	[7:3]	Reserved		Reserved.	0x0	R
	cutoff	[2:0]	Coefficient output filter cutoff		Open-loop compensation filter cutoff frequency. This 3-bit bit field controls the open-loop compensation low-pass filter cutoff frequency.	0x0	R/W
				000	400 Hz (maximum).		
				000			
					100 Hz.		
				010			
				_	25 Hz.		
				100			
					6 Hz.		
					3 Hz (minimum).		
0x289	SYSCLK	[7:0]	Constant	111	Constant compensation value. This 40-bit bit field is the T ^o	0x0	R/W
0.203	Compensation Polynomial 0	[7.0]	compensation value [7:0]		temperature compensation coefficient used in the open-loop direct compensation method. This bit field applies a fixed correction to the oscillator frequency and is useful for compensating for oscillator aging. Refer to the data sheet for details about calculating these coefficients.	OXO	
0x28A	SYSCLK	[7:0]	Constant		Constant compensation value. This 40-bit bit field is the T ^o	0x0	R/W
	Compensation Polynomial 1		compensation value [15:8]		temperature compensation coefficient used in the open-loop direct compensation method. This bit field applies a fixed correction to the oscillator frequency and is useful for compensating for oscillator aging. Refer to the data sheet for details about calculating these coefficients.		
0x28B	SYSCLK Compensation	[7:0]	Constant compensation		Constant compensation value. This 40-bit bit field is the T ⁰ temperature compensation coefficient used in the open-loop	0x0	R/W
	Polynomial 2		value [23:16]		direct compensation method. This bit field applies a fixed correction to the oscillator frequency and is useful for compensating for oscillator aging. Refer to the data sheet for		
0x28C	SYSCLK Compensation	[7:0]	Constant compensation		details about calculating these coefficients. Constant compensation value. This 40-bit bit field is the T ⁰ temperature compensation coefficient used in the open-loop	0x0	R/W
	Polynomial 3		value [31:24]		direct compensation method. This bit field applies a fixed correction to the oscillator frequency and is useful for compensating for oscillator aging. Refer to the data sheet for details about calculating these coefficients.		
0x28D	SYSCLK Compensation Polynomial 4	[7:0]	Constant compensation value [39:32]		Constant compensation value. This 40-bit bit field is the T ⁰ temperature compensation coefficient used in the open-loop direct compensation method. This bit field applies a fixed correction to the oscillator frequency and is useful for compensating for oscillator aging. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x28E	SYSCLK Compensation Polynomial 5	[7:0]	T ¹ significand [7:0]		T ¹ coefficient significand. This bit field is the significand portion of the T ¹ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x28F	SYSCLK Compensation Polynomial 6	[7:0]	T ¹ significand [15:8]		T¹ coefficient significand. This bit field is the significand portion of the T¹ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x290	SYSCLK Compensation Polynomial 7	[7:0]	·		T¹ coefficient exponent. This bit field is the exponent portion of the T¹ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x291	SYSCLK Compensation Polynomial 8	[7:0]	T ² significand [7:0]		T ² coefficient significand. This bit field is the significand portion of the T ² temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x292	SYSCLK Compensation Polynomial 9	[7:0]	T ² significand [15:8]		T ² coefficient significand. This bit field is the significand portion of the T ² temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x293	SYSCLK Compensation Polynomial 10	[7:0]	T ² exponent		T ² coefficient exponent. This bit field is the exponent portion of the T ² temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x294	SYSCLK Compensation Polynomial 11	[7:0]	T ³ significand [7:0]		T ³ coefficient significand. This bit field is the significand portion of the T ³ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x295	SYSCLK Compensation Polynomial 12	[7:0]	T ³ significand [15:8]		T ³ coefficient significand. This bit field is the significand portion of the T ³ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x296	SYSCLK Compensation Polynomial 13	[7:0]	T ³ exponent		T ³ coefficient exponent. This bit field is the exponent portion of the T ³ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x297	SYSCLK Compensation Polynomial 14	[7:0]	_		T ⁴ coefficient significand. This bit field is the significand portion of the T ⁴ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x298	SYSCLK Compensation Polynomial 15	[7:0]	T⁴ significand [15:8]		T ⁴ coefficient significand. This bit field is the significand portion of the T ⁴ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x299	SYSCLK Compensation Polynomial 16	[7:0]	T⁴ exponent		T ⁴ coefficient exponent. This bit field is the exponent portion of the T ⁴ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x29A	SYSCLK Compensation Polynomial 17	[7:0]	T ⁵ significand [7:0]		T ⁵ coefficient significand. This bit field is the significand portion of the T ⁵ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x29B	SYSCLK Compensation Polynomial 18	[7:0]	T ⁵ significand [15:8]		T ⁵ coefficient significand. This bit field is the significand portion of the T ⁵ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients.	0x0	R/W
0x29C	SYSCLK Compensation Polynomial 19	[7:0]	T⁵ exponent		T ⁵ coefficient exponent. This bit field is the exponent portion of the T ⁵ temperature compensation coefficient used in the open-loop direct compensation method. Refer to the data sheet for details about calculating these coefficients	0x0	R/W

REFERENCE GENERAL A REGISTERS—REGISTER 0x300 TO REGISTER 0x303

Table 18. Reference General A Registers Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x300	Receiver settings	REFAA single-	ended mode	REFA single- ended mode REFA differential mode				Reserved	REFA input mode	0x00	R/W
0x301	Demodulator band		Reserved RE							0x01	R/W
0x302	Demodulator settings	Enable REFA demodulator polarity	Enable REFA demodulator persist	RE democ sync	lulator	Enable REFA demodulator	REFA demodulator event polarity	REFA demodulator sensitivity		0x40	R/W
0x303	Demodulator settings	Enable REFAA demodulator polarity	Enable REFAA demodulator persist	REF democ sync	lulator	Enable REFAA demodulator	REFAA demodulator polarity	-	REFAA demodulator sensitivity		R/W

Table 19. Reference General A Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x300	Receiver settings	[7:6]	REFAA single-ended mode	0 1 10	REFAA single-ended mode. AC-coupled 1.2 V. Use this mode for ac coupling a single-ended reference input. The input impedance is approximately 23.5 k Ω with a dc bias voltage of approximately 0.6 V. DC-coupled 1.2 V CMOS. Use this mode for single-ended, dc-coupled, 1.2 V CMOS. DC-coupled 1.8 V CMOS. Use this mode for single-ended,	0x0	R/W
				11	dc-coupled, 1.8 V CMOS. Disable pull down. This 1.2 V, CMOS, single-ended mode has an input resistance of approximately 46 k Ω to 1.2 V. The internal bias prevents chatter if this input is left unconnected.		
		[5:4]	REFA single- ended mode	0	REFA single-ended mode. AC-coupled 1.2 V. Use this mode for ac coupling a single-ended reference input. The input impedance is approximately 23.5 k Ω with a dc bias voltage of approximately 0.6 V.	0x0	R/W
				10	DC-coupled 1.2 V CMOS. Use this mode for single-ended, dc coupled, 1.2 V CMOS. DC-coupled 1.8 V CMOS. Use this mode for single-ended,		
				11	dc-coupled, 1.8 V CMOS. Disable pull down. This 1.2 V CMOS single-ended mode has an input resistance of approximately 46 kΩ to 1.2 V. The internal bias prevents chatter if this input is left unconnected.		
		[3:2]	REFA differential mode	0	REFA differential mode. Self biased ac-coupled. Use this mode for ac-coupled differential clocks. The self generated dc bias voltage is approximately 0.6 V, and the minimum input frequency depends on the size of the decoupling capacitors.	0x0	R/W
				1	DC-coupled differential mode. Use this mode for dc-coupled differential clocks with common-mode voltages of approx.imately 0.6 V. There is no internally generated dc bias voltage in this mode. See the AD9545 data sheet for the actual limits.		
				10	DC-coupled low voltage differential signaling (LVDS) mode. Use this mode for dc-coupled LVDS clocks <450 MHz. The expected dc bias level is approximately 1.2 V. See the AD9545 data sheet for the actual limits, and in cases of a discrepancy, use the specification in the data sheet.		
		1	Reserved		Reserved.	0x0	R

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Acces
		0	REFA input		REFA input mode.	0x0	R/W
			mode	0	The REFA and REFAA input pins are single-ended inputs.		
				1	The REFA and REFAA input pins form a differential pair.		
0x301	Demodulator	[7:1]	Reserved		Reserved.	0x0	R
	band	0	REFA/REFAA		REFA/REFAA demodulator band select. This bit selects low or	0x1	R/W
			demodulator		high range of the REFA input carrier frequency.		
			band select				
				0	Low band. Use this mode for carrier frequencies <30 MHz.		
				1	High band. Use this mode for carrier frequencies ≥30 MHz.		
0x302	Demodulator	7	Enable REFA demodulator		Enable REFA demodulator polarity. This bit enables automatic demodulator polarity detection for REFA. If this bit is Logic 0,	0x0	R/W
	settings		polarity		automatic demodulator polarity is disabled, and the		
			polarity		demodulator polarity is set using the REFA demodulator		
					event polarity bit.		
				0	Disable automatic polarity detection.		
				1	Enable automatic polarity detection.		
		6	Enable REFA		Enable REFA demodulator persist.	0x0	R/W
			demodulator		Logic 0: the demodulator does not produce continuous		
			persist		events on the demodulator output signal.		
					Logic 1: the demodulator produces continuous events on		
					the demodulator output signal if five or more consecutive		
					modulation events appear on the input reference signal.		
		[5:4]	REFA		REFA demodulator sync edge. These bits control the latency	0x0	R/W
			demodulator sync edge		and allow the user delay the REFA modulator output. The value in this 2-bit register is the number of sync edges (after		
			Syric cage		the base edge) to delay the demodulator output.		
		3	Enable REFA		Enable REFA demodulator.	0x0	R/W
			demodulator		Logic 0: REFA demodulator disabled.	0710	,
					Logic 1: REFA demodulator enabled.		
		2	REFA		REFA demodulator event polarity. This bit controls whether	0x0	R/W
		-	demodulator		the narrow or wide pulse occurs first in a demodulation event.	O/CO	10,00
			event	0	The first PWM pulse is narrow (<50% duty cycle), and is		
			polarity		followed by a wide pulse (>50% duty cycle).		
				1	The first PWM pulse is wide (>50% duty cycle), and is		
					followed by a narrow pulse (<50% duty cycle).		
		[1:0]	REFA		REFA demodulator sensitivity. This register controls the	0x0	R/W
			demodulator		sensitivity of the REFA demodulator. The default value of		
			sensitivity		00b. is the most sensitive, and 11b is the least sensitive. Demodulation events that have only a small variation in		
					pulse width require a higher level of sensitivity.		
0x303	Demodulator	7	Enable		Enable REFAA demodulator polarity. This bit enables	0x0	R/W
	settings	•	REFAA		automatic demodulator polarity detection for REFAA. If this		.,
	_		demodulator		bit is Logic 0, automatic demodulator polarity is disabled,		
			polarity		and the demodulator polarity is set using the REFAA		
					demodulator event polarity bit.		
				0	Disable automatic polarity detection.		
				1	Enable automatic polarity detection.		5 411
		6	Enable REFAA		Enable REFAA demodulator persist.	0x0	R/W
			demodulator		Logic 0: the demodulator does not produce continuous		
			persist		events on the demodulator output signal.		
			[*]		Logic 1: the demodulator produces continuous events on the demodulator output signal if five or more consecutive		
					modulation events appear on the input reference signal.		
		[5:4]	REFAA		REFAA demodulator sync edge. These bits control the latency	0x0	R/W
		[]	demodulator		and allow the user delay the REFAA modulator output. The		
			sync edge		value in this 2-bit register is the number of sync edges (after		
	1	Ī			the base edge) to delay the demodulator output.		1

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		3	Enable		Enable REFAA demodulator.	0x0	R/W
			REFAA		Logic 0: REFAA demodulator disabled.		
			demodulator		Logic 1: REFAA demodulator enabled.		
		2	REFAA demodulator		REFAA demodulator event polarity. This bit controls whether the narrow or wide pulse occurs first in a demodulation event.	0x0	R/W
			event polarity	0	The first PWM pulse is narrow (<50% duty cycle) and is followed by a wide pulse (>50% duty cycle).		
				1	The first PWM pulse is wide (>50% duty cycle) and is followed by a narrow pulse (<50% duty cycle).		
		[1:0]	REFAA demodulator sensitivity		REFAA demodulator sensitivity. This register controls the sensitivity of the REFAA demodulator. The default value of 00b is the most sensitive, and 11b is the least sensitive. Demodulation events that have only a small variation in pulse width require a higher level of sensitivity.	0x0	R/W

REFERENCE GENERAL B REGISTERS—REGISTER 0x304 TO REGISTER 0x307

Table 20. Reference General B Register Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x304	Receiver settings	REFBB single-	REFBB single-ended mode		ingle- mode	REFB differential mode		Reserved	REFB input mode	0x00	R/W
0x305	Demodulator band				Reserv	ed			REFB/REFBB demodulator band select	0x01	R/W
0x306	Demodulator settings	Enable REFB demodulator polarity	Enable REFB demodulator persist	REI demod sync e	lulator	Enable REFB demodulator	REFB demodulator event polarity		emodulator sitivity	0x40	R/W
0x307	Demodulator settings	Enable REFBB demodulator polarity	Enable REFBB demodulator persist	REF demod sync e	lulator	Enable REFBB demodulator	REFBB demodulator polarity		emodulator sitivity	0x40	R/W

Table 21. Reference General B Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x304	Receiver	[7:6]	REFBB		REFBB single-ended mode.	0x0	R/W
	settings		single-ended mode	0	AC-coupled 1.2 V. Use this mode for ac coupling a single-ended reference input. The input impedance is approximately 23.5 k Ω with a dc bias voltage of approximately 0.6 V.		
				1	DC-coupled 1.2 V CMOS. Use this mode for single-ended, dc-coupled, 1.2 V CMOS.		
				10	DC-coupled 1.8 V CMOS. Use this mode for single-ended, dc-coupled, 1.8 V CMOS.		
				11	Disable pull down. This 1.2 V, CMOS, single-ended mode has an input resistance of approximately 46 k Ω to 1.2 V. The internal bias prevents chatter if this input is left unconnected.		
		[5:4]	REFB single-		REFB single-ended mode.	0x0	R/W
			ended mode	0	AC-coupled 1.2 V. Use this mode for ac coupling a single- ended reference input. The input impedance is approximately 23.5 k Ω with a dc bias voltage of approximately 0.6 V.		
				1	DC-coupled 1.2 V CMOS. Use this mode for single-ended, dc coupled, 1.2 V CMOS.		
				10	DC-coupled 1.8 V CMOS. Use this mode for single-ended, dc-coupled, 1.8 V CMOS.		
				11	Disable pull down. This 1.2 V CMOS single-ended mode has an input resistance of approximately 46 k Ω to 1.2 V. The internal bias prevents chatter if this input is left unconnected.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		[3:2]	REFB		REFB differential mode.	0x0	R/W
			differential mode	0	Self biased ac-coupled. Use this mode for ac-coupled differential clocks. The self generated dc bias voltage is approximately 0.6 V, and the minimum input frequency depends on the size of the decoupling capacitors.		
				1	DC-coupled differential mode. Use this mode for dc-coupled differential clocks with common-mode voltages of approximately 0.6 V. There is no internally generated dc bias voltage in this mode. See the AD9545 data sheet for the actual limits.		
				10	DC-coupled LVDS mode. Use this mode for dc-coupled LVDS clocks <450 MHz. The expected dc bias level is approximately 1.2 V. See the AD9545 data sheet for the actual limits, and in cases of a discrepancy, use the specification in the data sheet.		
		1	Reserved		Reserved.	0x0	R
		0	REFB input mode	0	REFB input mode. The REFB and REFBB input pins are single-ended inputs.	0x0	R/W
				1	The REFB and REFBB input pins form a differential pair.		
0x305	Demodulator	[7:1]	Reserved		Reserved.	0x0	R
	band	0	REFB/REFBB demodulator band select		REFB/REFBB demodulator band select. This bit selects low or high range of the REFB input carrier frequency.	0x1	R/W
				0	Low band. Use this mode for carrier frequencies <30 MHz.		
		_	- 11 22	1	High band. Use this mode for carrier frequencies ≥30 MHz.		5.044
0x306	Demodulator settings	7	Enable REFB demodulator polarity		Enable REFB demodulator polarity. This bit enables automatic demodulator polarity detection for REFB. If this bit is Logic 0, automatic demodulator polarity is disabled, and the demodulator polarity is set using the REFB demodulator event polarity bit.	0x0	R/W
				0	Disable automatic polarity detection.		
				1	Enable automatic polarity detection.		
		6	Enable REFB demodulator persist		Enable REFB demodulator persist. Logic 0: the demodulator does not produce continuous events on the demodulator output signal. Logic 1: the demodulator produces continuous events on the DEMOD OUT signal if five or more consecutive modulation events appear on the input reference signal.	0x0	R/W
		[5:4]	REFB demodulator sync edge		REFB demodulator sync edge. These bits control the latency and allow the user delay the REFB modulator output. The value in this 2-bit register is the number of sync edges (after the base edge) to delay the demodulator output.	0x0	R/W
		3	Enable REFB demodulator		Enable REFB demodulator. Logic 0: REFB demodulator disabled. Logic 1: REFB demodulator enabled.	0x0	R/W
		2	REFB demodulator		REFB demodulator event polarity. This bit controls whether the narrow or wide pulse occurs first in a demodulation event.	0x0	R/W
			event polarity	0	The first PWM pulse is narrow (<50% duty cycle) and is followed by a wide pulse (>50% duty cycle). The first PWM pulse is wide (>50% duty cycle) and is followed by a narrow pulse (<50% duty cycle).		
		[1:0]	REFB demodulator sensitivity		REFB demodulator sensitivity. This register controls the sensitivity of the REFB demodulator. The default value of 00b is the most sensitive, and 11b is the least sensitive. Demodulation events that have only a small variation in pulse width require a higher level of sensitivity.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x307	Demodulator settings	7	Enable REFBB demodulator polarity		Enable REFBB demodulator polarity. This bit enables automatic demodulator polarity detection for REFBB. If this bit is Logic 0, automatic demodulator polarity is disabled, and the demodulator polarity is set using the REFBB demodulator event polarity bit.	0x0	R/W
				0	Disable automatic polarity detection.		
				1	Enable automatic polarity detection.		
		6	Enable REFBB demodulator persist		Enable REFBB demodulator persist. Logic 0: the demodulator does not produce continuous events on the demodulator output signal. Logic 1: the demodulator produces continuous events on	0x0	R/W
					the demodulator output signal if five or more consecutive modulation events appear on the input reference signal.		
		[5:4]	REFBB demodulator sync edge		REFBB demodulator sync edge. These bits control the latency and allow the user delay the REFBB modulator output. The value in this 2-bit register is the number of sync edges (after the base edge) to delay the demodulator output.	0x0	R/W
		3	Enable REFBB demodulator		Enable REFBB demodulator. Logic 0: REFBB demodulator disabled. Logic 1: REFBB demodulator enabled.	0x0	R/W
		2	REFBB demodulator event polarity	0	REFBB demodulator event polarity. This bit controls whether the narrow or wide pulse occurs first in a demodulation event. The first PWM pulse is narrow (<50% duty cycle) and is followed by a wide pulse (>50% duty cycle). The first PWM pulse is wide (>50% duty cycle) and is followed by a narrow pulse (<50% duty cycle).	0x0	R/W
		[1:0]	REFBB demodulator sensitivity		REFBB demodulator sensitivity. This register controls the sensitivity of the REFBB demodulator. The default value of 00b is the most sensitive, and 11b is the least sensitive. Demodulation events that have only a small variation in pulse width require a higher level of sensitivity.	0x0	R/W

REFERENCE INPUT A (REFA) REGISTERS—REGISTER 0x400 TO REGISTER 0x414

Table 22. Reference Input A Registers Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x400	R divider				REFA R d	livide ratio	[7:0]			0x00	R/W
0x401	R divider				REFA R di	vide ratio	[15:8]			0x00	R/W
0x402	R divider				REFA R di	vide ratio [23:16]			0x00	R/W
0x403	R divider	Rese	erved			REFA R div	ride ratio [2	29:24]		0x00	R/W
0x404	Input period				REFA non	ninal perio	d [7:0]			0x00	R/W
0x405	Input period			0x00	R/W						
0x406	Input period			F	REFA nomi	nal period	[23:16]			0x00	R/W
0x407	Input period			F	REFA nomi	nal period	[31:24]			0x00	R/W
0x408	Input period			F	REFA nomi	nal period	[39:32]			0x00	R/W
0x409	Input period			F	REFA nomi	nal period	[47:40]			0x00	R/W
0x40A	Input period			F	REFA nomi	nal period	[55:48]			0x00	R/W
0x40B	Input period		Res	erved		R	EFA nomin	al period [5	59:56]	0x00	R/W
0x40C	Offset limit				REFA of	ffset limit [7:0]			0xA0	R/W
0x40D	Offset limit				REFA of	fset limit [´	15:8]			0x86	R/W
0x40E	Offset limit				REFA off	set limit [2	3:16]			0x01	R/W
0x40F	Monitor hysteresis			Reserve	d		REFA	monitor h	ysteresis	0x03	R/W
0x410	Validation timer				REFA valid	dation time	er [7:0]			0x0A	R/W
0x411	Validation timer		REFA validation timer [15:8]							0x00	R/W
0x412	Validation timer	Reserved REFA validation timer [19:16]						0x00	R/W		
0x413	Jitter tolerance		REFA jitter tolerance [7:0]						0x00	R/W	
0x414	Jitter tolerance		REFA jitter tolerance [15:8]							0x00	R/W

Table 23. Reference Input A Registers Details

Addr.	Addr. Name		Bit Name Settin	ngs Description	Reset	Access
0x400	R divider	[7:0]	REFA R divide ratio [7:0]	REFA integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x401	R divider	[7:0]	REFA R divide ratio [15:8]	REFA integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x402	R divider	[7:0]	REFA R divide ratio [23:16]	REFA integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x403	R divider	[7:6]	Reserved	Reserved.	0x0	R
		[5:0]	REFA R divide ratio [29:24]	REFA integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x404	Input period	[7:0]	REFA nominal period [7:0]	REFA nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x405	Input period	[7:0]	REFA nominal period [15:8]	REFA nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x406	Input period	[7:0]	REFA nominal period [23:16]	REFA nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x407	Input period	[7:0]	REFA nominal period [31:24]	REFA nominal period. This bit field is called $T_{\rm REF}$ in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x408	Input period	[7:0]	REFA nominal period [39:32]		REFA nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).		R/W
0x409	Input period	[7:0]	REFA nominal period [47:40]		REFA nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x40A	Input period	[7:0]	REFA nominal period [55:48]		REFA nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x40B	Input	[7:4]	Reserved		Reserved.	0x0	R
	period	[3:0]	REFA nominal period [59:56]		REFA nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x40C	Offset limit	[7:0]	REFA offset limit [7:0]		REFA offset limit. This bit field is called Δ T _{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.	0xA0	R/W
0x40D	Offset limit	[7:0]	REFA offset limit [15:8]		REFA offset limit. This bit field is called Δ T _{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.	0x86	R/W
0x40E	Offset limit	[7:0]	REFA offset limit [23:16]		REFA offset limit. This bit field is called Δ T _{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.	0x1	R/W
0x40F	Monitor	[7:3]	Reserved		Reserved.	0x0	R
	hysteresis	[2:0]	REFA monitor hysteresis	0 1 2 3 4 5	REFA monitor hysteresis. This bit field is called T_{HYS} in the data sheet and controls the amount of hysteresis in the reference input monitor. This 3-bit value is specified as a percentage of Δ T_{REF} . The smaller the value, the more likely the reference monitor chatters if the input clock frequency is near the limit of the allowable frequency error. No hysteresis. 3.125% of Δ T_{REF} . 6.25% of Δ T_{REF} . 12.5% of Δ T_{REF} . 25% of Δ T_{REF} . 50% of Δ T_{REF} . 75% of Δ T_{REF} .	0x3	R/W
				6	75% 0f Δ T _{REF} . 87.5% of Δ T _{RFF} .		
0x410	Validation timer	[7:0]	REFA validation timer [7:0]	,	REFA validation timer. This bit field is called T _{VALID} in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds. The values 0x00000 and 0xFFFFF are not allowed.	0xA	R/W
0x411	Validation timer	[7:0]	REFA validation timer [15:8]		REFA validation timer. This bit field is called T _{VALID} in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds. The values 0x00000 and 0xFFFFF are not allowed.	0x0	R/W
0x412	Validation	[7:4]	Reserved		Reserved.	0x0	R
	timer	[3:0]	REFA validation timer [19:16]		REFA validation timer. This bit field is called T _{VALID} in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds. The values 0x00000 and 0xFFFFF are not allowed.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x413	Jitter tolerance	[7:0]	REFA jitter tolerance [7:0]		REFA jitter tolerance. This bit field is called T_{TOL} in the data sheet, and determines the maximum amount of rms jitter before the excess jitter status bit is activated. This 16-bit value is in units of nanoseconds, and setting this bit to zero disables this feature.	0x0	R/W
0x414	Jitter tolerance	[7:0]	REFA jitter tolerance [15:8]		REFA jitter tolerance. This bit field is called T_{TOL} in the data sheet, and determines the maximum amount of rms jitter before the excess jitter status bit is activated. This 16-bit value is in units of nanoseconds, and setting this bit to zero disables this feature.	0x0	R/W

REFERENCE INPUT AA (REFAA) REGISTERS—REGISTER 0x420 TO REGISTER 0x434

Table 24. Reference Input AA Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x420	R divider		REFAA R divide ratio [7:0]								R/W
0x421	R divider		REFAA R divide ratio [15:8]								R/W
0x422	R divider		REFAA R divide ratio [23:16]								R/W
0x423	R divider	Rese	rved		F	EFAA R di	vide ratio [29:24]		0x00	R/W
0x424	Input period				REFAA non	ninal perio	od [7:0]			0x00	R/W
0x425	Input period			F	REFAA nom	inal perio	d [15:8]			0x00	R/W
0x426	Input period			R	EFAA nom	nal period	d [23:16]			0x00	R/W
0x427	Input period			R	EFAA nom	nal period	d [31:24]			0x00	R/W
0x428	Input period		REFAA nominal period [39:32]								R/W
0x429	Input period		REFAA nominal period [47:40]							0x00	R/W
0x42A	Input period		REFAA nominal period [55:48]							0x00	R/W
0x42B	Input period		Res	erved		REFAA nominal period [59:56]				0x00	R/W
0x42C	Offset limit	REFAA offset limit [7:0]							0xA0	R/W	
0x42D	Offset limit	REFAA offset limit [15:8]							0x86	R/W	
0x42E	Offset limit	REFAA offset limit [23:1					23:16]	3:16]			R/W
0x42F	Monitor hysteresis	Reserved					REFA	A monitor h	ysteresis	0x03	R/W
0x430	Validation timer	REFAA validation timer [7:0]							0x0A	R/W	
0x431	Validation timer	REFAA validation tim					ner [15:8]			0x00	R/W
0x432	Validation timer	alidation timer			Reserved REF			FAA validation timer [19:16]			R/W
0x433	Jitter tolerance		REFAA jitter tolerance [7:0]							0x00	R/W
0x434	Jitter tolerance	rance			REFAA jitter tolerance [15:8]					0x00	R/W

Table 25. Reference Input AA Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x420	R divider	[7:0]	REFAA R divide ratio [7:0]		REFAA integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x421	R divider	[7:0]	REFAA R divide ratio [15:8]		REFAA integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x422	R divider	[7:0]	REFAA R divide ratio [23:16]		REFAA integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings Description F				
0x423	R divider	[7:6]	Reserved		Reserved.	0x0	R	
		[5:0]	REFAA R divide ratio [29:24]		REFAA integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W	
0x424	Input period	[7:0]	REFAA nominal period [7:0]		REFAA nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W	
0x425	Input period	[7:0]	REFAA nominal period [15:8]		REFAA nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W	
0x426	Input period	[7:0]	REFAA nominal period [23:16]		REFAA nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W	
0x427	Input period	[7:0]	REFAA nominal period [31:24]		REFAA nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W	
0x428	Input period	[7:0]	REFAA nominal period [39:32]		REFAA nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds). REFAA nominal period. This bit field is called T_{REF} in the data		R/W	
0x429	Input period	[7:0]	REFAA nominal period [47:40]		REFAA nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W	
0x42A	Input period	[7:0]	REFAA nominal period [55:48]		REFAA nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W	
0x42B	Input	[7:4]	Reserved		Reserved.	0x0	R	
	period	[3:0]	REFAA nominal period [59:56]		REFAA nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W	
0x42C	Offset limit	[7:0]	REFAA offset limit [7:0]		REFAA offset limit. This bit field is called Δ T _{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.	0xA0	R/W	
0x42D	Offset limit	[7:0]	REFAA offset limit [15:8]		REFAA offset limit. This bit field is called Δ T _{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.	0x86	R/W	
0x42E	Offset limit	[7:0]	REFAA offset limit [23:16]		REFAA offset limit. This bit field is called Δ T _{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.	0x1	R/W	
0x42F	Monitor	[7:3]	Reserved		Reserved.	0x0	R	
	hysteresis	[2:0]	REFAA monitor hysteresis	0	REFAA monitor hysteresis. This bit field is called T_{HYS} in the data sheet and controls the amount of hysteresis in the reference input monitor. This 3-bit value is specified as a percentage of Δ T_{REF} . The smaller the value, the more likely the reference monitor chatters if the input clock frequency is near the limit of the allowable frequency error. No hysteresis.	0x3	R/W	
				1 2 3	3.125% of Δ T _{REF} . 6.25% of Δ T _{REF} . 12.5% of Δ T _{REF} .			
				4 5 6 7	25% of Δ T _{REF} . 50% of Δ T _{REF} . 75% of Δ T _{REF} . 87.5% of Δ T _{REF} .			

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x430	Validation timer	[7:0]	REFAA validation timer [7:0]		REFAA validation timer. This bit field is called T _{VALID} in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds. The values 0x00000 and 0xFFFFF are not allowed.	0xA	R/W
0x431	Validation timer	[7:0]	REFAA validation timer [15:8]		REFAA validation timer. This bit field is called T _{VALID} in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds. The values 0x00000 and 0xFFFFF are not allowed.	0x0	R/W
0x432	Validation	[7:4]	Reserved		Reserved.	0x0	R
	timer	[3:0]	REFAA validation timer [19:16]		REFAA validation timer. This bit field is called T _{VALID} in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds. The values 0x00000 and 0xFFFFF are not allowed.	0x0	R/W
0x433	Jitter tolerance	[7:0]	REFAA jitter tolerance [7:0]		REFAA jitter tolerance. This bit field is called T _{TOL} in the data sheet and determines the maximum amount of rms jitter before the excess jitter status bit is activated. This 16-bit value is in units of nanoseconds, and setting this bit to zero disables this feature.	0x0	R/W
0x434	Jitter tolerance	[7:0]	REFAA jitter tolerance [15:8]		REFAA jitter tolerance. This bit field is called T _{TOL} in the data sheet and determines the maximum amount of rms jitter before the excess jitter status bit is activated. This 16-bit value is in units of nanoseconds, and setting this bit to zero disables this feature.	0x0	R/W

REFERENCE INPUT B (REFB) REGISTERS—REGISTER 0x440 TO REGISTER 0x454

Table 26. Reference Input B Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x440	R divider				REFB R c	livide ratio	[7:0]			0x00	R/W
0x441	R divider				REFB R d	ivide ratio	[15:8]			0x00	R/W
0x442	R divider		REFB R divide ratio [23:16]								R/W
0x443	R divider	Reserved REFB R divide ratio [29:24]							0x00	R/W	
0x444	Input period				REFB non	ninal perio	d [7:0]			0x00	R/W
0x445	Input period				REFB nom	inal period	l [15:8]			0x00	R/W
0x446	Input period			ſ	REFB nomi	nal period	[23:16]			0x00	R/W
0x447	Input period		REFB nominal period [31:24]								R/W
0x448	Input period		REFB nominal period [39:32]								R/W
0x449	Input period		REFB nominal period [47:40]							0x00	R/W
0x44A	Input period			ſ	REFB nomi	nal period	[55:48]			0x00	R/W
0x44B	Input period		Res	served R			REFB nominal period [59:56]			0x00	R/W
0x44C	Offset limit				REFB o	ffset limit [7:0]			0xA0	R/W
0x44D	Offset limit				REFB of	fset limit [´	15:8]			0x86	R/W
0x44E	Offset limit				REFB off	set limit [2	3:16]			0x01	R/W
0x44F	Monitor hysteresis			Reserve	d		REFB	monitor h	/steresis	0x03	R/W
0x450	Validation timer				REFB valid	dation time	er [7:0]			0x0A	R/W
0x451	Validation timer	REFB validation timer [15:8]						0x00	R/W		
0x452	Validation timer	Reserved REFB validation timer [19:16]					0x00	R/W			
0x453	Jitter tolerance	REFB jitter tolerance [7:0]						0x00	R/W		
0x454	Jitter tolerance				REFB jitte	r tolerance	[15:8]			0x00	R/W

Table 27. Reference Input B Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x440	R divider	[7:0]	REFB R divide ratio [7:0]		REFB integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x441	R divider	[7:0]	REFB R divide ratio [15:8]		REFB integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x442	R divider	[7:0]	REFB R divide ratio [23:16]		REFB integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x443	R divider	[7:6]	Reserved		Reserved.	0x0	R
		[5:0]	REFB R divide ratio [29:24]		REFB integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x444	Input period	[7:0]	REFB nominal period [7:0]		REFB nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x445	Input period	[7:0]	REFB nominal period [15:8]		REFB nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x446	Input period	[7:0]	REFB nominal period [23:16]		REFB nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x447	Input period	[7:0]	REFB nominal period [31:24]		REFB nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x448	Input period	[7:0]	REFB nominal period [39:32]		REFB nominal period. This bit field is called T _{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10 ⁻¹⁸ seconds).		R/W
0x449	Input period	[7:0]	REFB nominal period [47:40]		REFB nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x44A	Input period	[7:0]	REFB nominal period [55:48]		REFB nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x44B	Input	[7:4]	Reserved		Reserved.	0x0	R
	period	[3:0]	REFB nominal period [59:56]		REFB nominal period. This bit field is called T_{REF} in the data sheet, and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x44C	Offset limit	[7:0]	REFB offset limit [7:0]		REFB offset limit. This bit field is called Δ T _{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.	0xA0	R/W
0x44D	Offset limit	[7:0]	REFB offset limit [15:8]		REFB offset limit. This bit field is called ΔT_{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.		R/W
0x44E	Offset limit	[7:0]	REFB offset limit [23:16]		REFB offset limit. This bit field is called Δ T _{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.	0x1	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x44F	Monitor	[7:3]	Reserved		Reserved.	0x0	R
	hysteresis		REFB monitor hysteresis	0 1 2	REFB monitor hysteresis. This bit field is called T_{HYS} in the data sheet and controls the amount of hysteresis in the reference input monitor. This 3-bit value is specified as a percentage of Δ T_{REF} . The smaller the value, the more likely the reference monitor chatters if the input clock frequency is near the limit of the allowable frequency error. No hysteresis. 3.125% of Δ T_{REF} . 6.25% of Δ T_{REF} .	0x3	R/W
				3 4 5 6 7	12.5% of Δ T _{REF} . 25% of Δ T _{REF} . 50% of Δ T _{REF} . 75% of Δ T _{REF} . 87.5% of Δ T _{REF} .		
0x450	Validation timer	[7:0]	REFB validation timer [7:0]		REFB validation timer. This bit field is called TVALID in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds. The values 0x00000 and 0xFFFFF are not allowed.	0xA	R/W
0x451	Validation timer	[7:0]	REFB validation timer [15:8]		REFB validation timer. This bit field is called T _{VALID} in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds. The values 0x00000 and 0xFFFFF are not allowed.	0x0	R/W
0x452	Validation	[7:4]	Reserved		Reserved.	0x0	R
	timer	[3:0]	REFB validation timer [19:16]		REFB validation timer. This bit field is called TVALID in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds. The values 0x00000 and 0xFFFFF are not allowed.	0x0	R/W
0x453	Jitter tolerance	[7:0]	REFB jitter tolerance [7:0]		REFB jitter tolerance. This bit field is called T_{TOL} in the data sheet, and determines the maximum amount of rms jitter before the excess jitter status bit is activated. This 16-bit value is in units of nanoseconds, and setting this bit to zero disables this feature.	0x0	R/W
0x454	Jitter tolerance	[7:0]	REFB jitter tolerance [15:8]		REFB jitter tolerance. This bit field is called T_{TOL} in the data sheet, and determines the maximum amount of rms jitter before the excess jitter status bit is activated. This 16-bit value is in units of nanoseconds, and setting this bit to zero disables this feature.	0x0	R/W

REFERENCE INPUT BB (REFBB) REGISTERS—REGISTER 0x460 TO REGISTER 0x474

Table 28. Reference Input BB Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x460	R divider		•		REFBB R c	livide ratio	7:0]		•	0x00	R/W
0x461	R divider				REFBB R d	ivide ratio	[15:8]			0x00	R/W
0x462	R divider				REFBB R di	vide ratio	[23:16]			0x00	R/W
0x463	R divider	Rese	erved		F		0x00	R/W			
0x464	Input period				REFBB non		0x00	R/W			
0x465	Input period			F	REFBB nom	inal perio	d [15:8]			0x00	R/W
0x466	Input period		REFBB nominal period [23:16]							0x00	R/W
0x467	Input period		REFBB nominal period [31:24]							0x00	R/W
0x468	Input period		REFBB nominal period [39:32]							0x00	R/W
0x469	Input period		REFBB nominal period [47:40]							0x00	R/W
0x46A	Input period		REFBB nominal period [55:48]						0x00	R/W	
0x46B	Input period		Res	erved		RE	FBB nomir	nal period [59:56]	0x00	R/W
0x46C	Offset limit				REFBB o	ffset limit	0xA0	R/W			
0x46D	Offset limit				REFBB of	fset limit [15:8]			0x86	R/W
0x46E	Offset limit				REFBB off	set limit [2	23:16]			0x01	R/W
0x46F	Monitor hysteresis			Reserve	d		REFB	3 monitor h	ysteresis	0x03	R/W
0x470	Validation timer				REFBB valid	dation tim	er [7:0]			0x0A	R/W
0x471	Validation timer		REFBB validation timer [15:8]						0x00	R/W	
0x472	Validation timer		Res	erved		RE	REFBB validation timer [19:16]			0x00	R/W
0x473	Jitter tolerance		REFBB jitter tolerance [7:0]						0x00	R/W	
0x474	Jitter tolerance				REFBB jitte	r tolerance	e [15:8]			0x00	R/W

Table 29. Reference Input BB Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x460	R divider	[7:0]	REFBB R divide ratio [7:0]		REFBB integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x461	R divider	[7:0]	REFBB R divide ratio [15:8]		REFBB integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x462	R divider	[7:0]	REFBB R divide ratio [23:16]		REFBB integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x463	R divider	[7:6]	Reserved		Reserved.	0x0	R
		[5:0]	REFBB R divide ratio [29:24]		REFBB integer reference divider. The value of the R divide ratio is the value stored in this register plus 1. For example, 0x00000 equals an R divider of 1.	0x0	R/W
0x464	Input period	[7:0]	REFBB nominal period [7:0]		REFBB nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x465	Input period	[7:0]	REFBB nominal period [15:8]		REFBB nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x466	Input period	[7:0]	REFBB nominal period [23:16]		REFBB nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W
0x467	Input period	[7:0]	REFBB nominal period [31:24]		REFBB nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access	
0x468	Input period	[7:0]	REFBB nominal period [39:32]		REFBB nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W	
0x469	Input period	[7:0]	REFBB nominal period [47:40]		REFBB nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W	
0x46A	Input period	[7:0]	REFBB nominal period [55:48]		REFBB nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W	
0x46B	Input	[7:4]	Reserved		Reserved.	0x0	R	
	period	[3:0]	REFBB nominal period [59:56]		REFBB nominal period. This bit field is called T_{REF} in the data sheet and is the reciprocal of the input frequency. This 60-bit value is in units of attoseconds (10^{-18} seconds).	0x0	R/W	
0x46C	Offset limit	[7:0]	REFBB offset limit [7:0]		REFBB offset limit. This bit field is called Δ T _{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.	0xA0	R/W	
0x46D	Offset limit	[7:0]	REFBB offset limit [15:8]		REFBB offset limit. This bit field is called Δ T _{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.	0x86	R/W	
0x46E	Offset limit	[7:0]	REFBB offset limit [23:16]		REFBB offset limit. This bit field is called Δ T _{REF} in the data sheet. It controls the maximum allowable frequency error before a reference becomes faulted. This 24-bit value is in units of parts per billion.	0x1	R/W	
0x46F	Monitor	[7:3]	Reserved		Reserved.	0x0	R	
	hysteresis	[2:0]	REFBB monitor hysteresis	0 1 2 3 4 5	REFBB monitor hysteresis. This bit field is called T_{HYS} in the data sheet and controls the amount of hysteresis in the reference input monitor. This 3-bit value is specified as a percentage of Δ T_{REF} . The smaller the value, the more likely the reference monitor chatters if the input clock frequency is near the limit of the allowable frequency error. No hysteresis. 3.125% of Δ T_{REF} . 6.25% of Δ T_{REF} . 12.5% of Δ T_{REF} . 25% of Δ T_{REF} .	0x3	R/W	
				6	75% of Δ T _{REF} .			
0x470	Validation timer	[7:0]	REFBB validation timer [7:0]	7	87.5% of Δ T _{REF} . REFBB validation timer. This bit field is called T _{VALID} in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds. The values 0x00000 and 0xFFFFF are not allowed.	0xA	R/W	
0x471	Validation timer	[7:0]	REFBB validation timer [15:8]		REFBB validation timer. This bit field is called T _{VALID} in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds. The values 0x00000 and 0xFFFFF are not allowed.	0x0	R/W	
0x472	Validation	[7:4]	Reserved		Reserved.	0x0	R	
	timer	[3:0]	REFBB validation timer [19:16]		REFBB validation timer. This bit field is called T _{VALID} in the data sheet and is the amount of time a reference input clock is within the programmed frequency tolerance before that reference is declared valid. This 20-bit value is in units of milliseconds The values 0x00000 and 0xFFFFF are not allowed.	0x0	R/W	

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x473	Jitter tolerance	[7:0]	REFBB jitter tolerance [7:0]		REFBB jitter tolerance. This bit field is called T _{TOL} in the data sheet and determines the maximum amount of rms jitter before the excess jitter status bit is activated. This 16-bit value is in units of nanoseconds, and setting this bit to zero disables this feature.	0x0	R/W
0x474	Jitter tolerance	[7:0]	REFBB jitter tolerance [15:8]		REFBB jitter tolerance. This bit field is called T _{TOL} in the data sheet and determines the maximum amount of rms jitter before the excess jitter status bit is activated. This 16-bit value is in units of nanoseconds, and setting this bit to zero disables this feature.	0x0	R/W

SOURCE PROFILE 0 A REGISTERS—REGISTER 0x800 TO REGISTER 0x811

Table 30. Source Profile 0 A Registers Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x800	Phase lock threshold			Profile	0 phase l	ock thresh	old [7:0]		•	0xBC	R/W
0x801	Phase lock threshold		Profile 0 phase lock threshold [15:8]								
0x802	Phase lock threshold	Profile 0 phase lock threshold [23:16]								0x00	R/W
0x803	Phase lock fill rate		Profile 0 phase lock fill rate								R/W
0x804	Phase lock drain rate			Prof	ile 0 phas	e lock drai	in rate			0x0A	R/W
0x805	Frequency lock threshold	Profile 0 frequency lock threshold [7:0]								0xBC	R/W
0x806	Frequency lock threshold			Profile 0 f	requency	lock thres	shold [15:8	3]		0x02	R/W
0x807	Frequency lock threshold Profile 0 frequency lock threshold [23:16]						0x00	R/W			
0x808	Frequency lock fill rate	Profile 0 frequency lock fill rate								0x0A	R/W
0x809	Frequency lock drain rate		Profile 0 frequency lock drain rate								
0x80A	Phase step threshold		Profile 0 phase step threshold [7:0]								
0x80B	Phase step threshold		Profile 0 phase step threshold [15:8]								R/W
0x80C	Phase step threshold			Profile C	phase ste	ep thresho	old [23:16]			0x00	R/W
0x80D	Phase step threshold			Profile C	phase ste	ep thresho	old [31:24]			0x00	R/W
0x80E	Phase skew			Pr	ofile 0 ph	ase skew [[7:0]			0x00	R/W
0x80F	Phase skew	Profile 0 phase skew [15:8]									R/W
0x810	Phase skew		Profile 0 phase skew [23:16]								
0x811	Phase refinement			Profile 0	phase ske	ew refinen	nent steps	;		0x00	R/W

Table 31. Source Profile 1 AA Register Summary

Tuble 31. Source 1 former 1 har register outlinury												
Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW		
0x820 to	These r	These registers mimic the Source Profile 0 A registers (Register 0x0800 through Register 0x0811), but the										
0x831		register addresses are offset by 0x0020. All default values are identical.										

Table 32. Source Profile 2 B Register Summary

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x840 to	These registers mimic the Source Profile 0 A registers (Register 0x0800 through Register 0x0811), but the										
0x851		register addresses are offset by 0x0020. All default values are identical.									

Table 33. Source Profile 3 BB Register Summary

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x860 to	These reg	These registers mimic the Source Profile 0 A registers (Register 0x0800 through Register 0x0811), but the									
0x871		register addresses are offset by 0x0020. All default values are identical.									

Table 34. Source Profile 4 NCO 0 Register Summary

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x880 to	These reg	These registers mimic the Source Profile 0 A registers (Register 0x0800 through Register 0x0811), but the									
0x891		registe	r addresses are	e offset by 0x0	020. All defaul	lt values are id	entical.				

Table 35. Source Profile 5 NCO 1 Register Summary

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x8A0 to	These reg	These registers mimic the Source Profile 0 A registers (Register 0x0800 through Register 0x0811), but the									
0x8B1		registe	r addresses are	e offset by 0x0	020. All defaul	lt values are id	entical.				

Table 36. Source Profile 6 DPLL0 Register Summary

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x8C0 to	These reg	These registers mimic the Source Profile 0 A registers (Register 0x0800 through Register 0x0811), but the								
0x8D1		registe	r addresses ar	e offset by 0x0	020. All defaul	lt values are id	entical.			

Table 37. Source Profile 7 DPLL1 Register Summary

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x8E0 to	These reg	These registers mimic the Source Profile 0 A registers (Register 0x0800 through Register 0x0811), but the								
0x8F1		registe	r addresses ar	e offset by 0x0	020. All defau	lt values are id	entical.			

Table 38. Source Profile 0 A Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x800	Phase lock threshold	[7:0]	Profile 0 phase lock threshold [7:0]		Profile 0 phase lock threshold. Phase lock detector threshold (in picoseconds).	0xBC	R/W
0x801	Phase lock threshold	[7:0]	Profile 0 phase lock threshold [15:8]		Profile 0 phase lock threshold. Phase lock detector threshold (in picoseconds).	0x2	R/W
0x802	Phase lock threshold	[7:0]	Profile 0 phase lock threshold [23:16]		Profile 0 phase lock threshold. Phase lock detector threshold (in picoseconds).	0x0	R/W
0x803	Phase lock fill rate	[7:0]	Profile 0 phase lock fill rate		Profile 0 phase lock fill rate. Phase lock detector fill rate per phase frequency detector (PFD) cycle.	0xA	R/W
0x804	Phase lock drain rate	[7:0]	Profile 0 phase lock drain rate		Profile 0 phase lock drain rate. Phase lock detector lock drain rate per PFD cycle.	0xA	R/W
0x805	Frequency lock threshold	[7:0]	Profile 0 frequency lock threshold [7:0]		Profile 0 frequency lock threshold. Frequency lock detector threshold (in picoseconds).	0xBC	R/W
0x806	Frequency lock threshold	[7:0]	Profile 0 frequency lock threshold [15:8]		Profile 0 frequency lock threshold. Frequency lock detector threshold (in picoseconds).	0x2	R/W
0x807	Frequency lock threshold	[7:0]	Profile 0 frequency lock threshold [23:16]		Profile 0 frequency lock threshold. Frequency lock detector threshold (in picoseconds).	0x0	R/W
0x808	Frequency lock fill rate	[7:0]	Profile 0 frequency lock fill rate		Profile 0 frequency lock fill rate. Frequency lock detector fill rate per PFD cycle.	0xA	R/W
0x809	Frequency lock drain rate	[7:0]	Profile 0 frequency lock drain rate		Profile 0 frequency lock drain rate. Frequency lock detector drain rate per PFD cycle.	0xA	R/W
0x80A	Phase step threshold	[7:0]	Profile 0 phase step threshold [7:0]		Profile 0 phase step detector threshold. This 32-bit bit field is the threshold (in picoseconds) at which the DPLL declares that an input reference phase step occurred. The value of this register must always be set so the detector only activates during a reference switching event and never during normal PLL operation (when the DPLL is not switching). A value of zero indicates that the feature is disabled.	0x0	R/W

Addr.	Name	Bits	Bit Name S	Settings	Description	Reset	Access
0x80B	Phase step threshold	[7:0]	Profile 0 phase step threshold [15:8]		Profile 0 phase step detector threshold. This 32-bit bit field is the threshold (in picoseconds) at which the DPLL declares that an input reference phase step occurred. The value of this register must always be set so the detector only activates during a reference switching event and never during normal PLL operation (when the DPLL is not switching). A value of zero indicates that the feature is disabled.	0x0	R/W
0x80C	Phase step threshold	[7:0]	Profile 0 phase step threshold [23:16]		Profile 0 phase step detector threshold. This 32-bit bit field is the threshold (in picoseconds) at which the DPLL declares that an input reference phase step occurred. The value of this register must always be set so the detector only activates during a reference switching event and never during normal PLL operation (when the DPLL is not switching). A value of zero indicates that the feature is disabled.	0x0	R/W
0x80D	Phase step threshold	[7:0]	Profile 0 phase step threshold [31:24]		Profile 0 phase step detector threshold. This 32-bit bit field is the threshold (in picoseconds) at which the DPLL declares that an input reference phase step occurred. The value of this register must always be set so the detector only activates during a reference switching event and never during normal PLL operation (when the DPLL is not switching). A value of zero indicates that the feature is disabled.	0x0	R/W
0x80E	Phase skew	[7:0]	Profile 0 phase skew [7:0]		Profile 0 phase skew. Closed-loop phase skew adjustment in picoseconds.	0x0	R/W
0x80F	Phase skew	[7:0]	Profile 0 phase skew [15:8]		Profile 0 phase skew. Closed-loop phase skew adjustment in picoseconds.	0x0	R/W
0x810	Phase skew	[7:0]	Profile 0 phase skew [23:16]		Profile 0 phase skew. Closed-loop phase skew adjustment in picoseconds.	0x0	R/W
0x811	Phase refinement	[7:0]	Profile 0 Phase skew refinement steps		Profile 0 phase skew refinement steps. This 8-bit bit field contains the number of the PFD cycles averaged during a phase build out acquisition.	0x0	R/W

LOOP FILTER COEFFICIENTS 0 REGISTERS—REGISTER 0xC00 TO REGISTER 0xC0B

Table 39. Loop Filter Coefficients 0 Registers Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0xC00	Base Loop Filter 0				Alpha Sigr	ificand 0 [7	7:0]	•	•	0xC2	R/W
0xC01	Base Loop Filter 0			, ,	Alpha Sign	ficand 0 [1	5:8]			0xF0	R/W
0xC02	Base Loop Filter 0				Alpha E	xponent 0				0xB3	R/W
0xC03	Base Loop Filter 0				0x55	R/W					
0xC04	Base Loop Filter 0		Beta Significand 0 [7:0] Beta Significand 0 [15:8]								
0xC05	Base Loop Filter 0				Beta E	kponent 0				0xFB	R/W
0xC06	Base Loop Filter 0			G	amma Sig	nificand 0	[7:0]			0x5C	R/W
0xC07	Base Loop Filter 0			G	amma Sigi	nificand 0 [15:8]			0xF6	R/W
0xC08	Base Loop Filter 0				Gamma	Exponent ()			0xCA	R/W
0xC09	Base Loop Filter 0				0x11	R/W					
0xC0A	Base Loop Filter 0			ı	Delta Signi	ficand 0 [1	5:8]			0xDF	R/W
0xC0B	Base Loop Filter 0		Delta Exponent 0								R/W

Table 40. Loop Filter Coefficients 0 Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0xC00	Base Loop Filter 0	[7:0]	Alpha Significand 0 [7:0]		Alpha Significand 0.	0xC2	R/W
0xC01	Base Loop Filter 0	[7:0]	Alpha Significand 0 [15:8]		Alpha Significand 0.	0xF0	R/W
0xC02	Base Loop Filter 0	[7:0]	Alpha Exponent 0		Alpha Exponent 0.	0xB3	R/W
0xC03	Base Loop Filter 0	[7:0]	Beta Significand 0 [7:0]		Beta Significand 0.	0x55	R/W
0xC04	Base Loop Filter 0	[7:0]	Beta Significand 0 [15:8]		Beta Significand 0.	0xC9	R/W
0xC05	Base Loop Filter 0	[7:0]	Beta Exponent 0		Beta Exponent 0.	0xFB	R/W
0xC06	Base Loop Filter 0	[7:0]	Gamma Significand 0 [7:0]		Gamma Significand 0.	0x5C	R/W
0xC07	Base Loop Filter 0	[7:0]	Gamma Significand 0 [15:8]		Gamma Significand 0.	0xF6	R/W
0xC08	Base Loop Filter 0	[7:0]	Gamma Exponent 0		Gamma Exponent 0.	0xCA	R/W
0xC09	Base Loop Filter 0	[7:0]	Delta Significand 0 [7:0]		Delta Significand 0.	0x11	R/W
0xC0A	Base Loop Filter 0	[7:0]	Delta Significand 0 [15:8]		Delta Significand 0.	0xDF	R/W
0xC0B	Base Loop Filter 0	[7:0]	Delta Exponent 0		Delta Exponent 0.	0xCC	R/W

LOOP FILTER COEFFICIENTS 1 REGISTERS—REGISTER 0xC0C TO REGISTER 0xC17

Table 41. Loop Filter Coefficients 1 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0xC0C	Base Loop Filter 1				Alpha Sign	ificand 1 [7	7:0]	•	•	0xA9	R/W
0xC0D	Base Loop Filter 1			P	Alpha Signi	ficand 1 [1	5:8]			0xA0	R/W
0xC0E	Base Loop Filter 1				Alpha E	xponent 1				0xB7	R/W
0xC0F	Base Loop Filter 1		Beta Significand 1 [7:0]								R/W
0xC10	Base Loop Filter 1				Beta Signif	icand 1 [15	5:8]			0xDB	R/W
0xC11	Base Loop Filter 1				Beta Ex	ponent 1				0xF3	R/W
0xC12	Base Loop Filter 1			G	amma Sig	nificand 1	[7:0]			0x79	R/W
0xC13	Base Loop Filter 1			G	amma Sigr	nificand 1 [15:8]			0xD4	R/W
0xC14	Base Loop Filter 1				Gamma	Exponent	1			0xCE	R/W
0xC15	Base Loop Filter 1		Delta Significand 1 [7:0]								
0xC16	Base Loop Filter 1				Delta Signi	ficand 1 [1	5:8]			0xA7	R/W
0xC17	Base Loop Filter 1	Delta Exponent 1							0xCF	R/W	

Table 42. Loop Filter Coefficients 1 Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0xC0C	Base Loop Filter 1	[7:0]	Alpha Significand 1 [7:0]		Alpha Significand 1.	0xA9	R/W
0xC0D	Base Loop Filter 1	[7:0]	Alpha Significand 1 [15:8]		Alpha Significand 1.	0xA0	R/W
0xC0E	Base Loop Filter 1	[7:0]	Alpha Exponent 1		Alpha Exponent 1.	0xB7	R/W
0xC0F	Base Loop Filter 1	[7:0]	Beta Significand 1 [7:0]		Beta Significand 1.	0xCD	R/W
0xC10	Base Loop Filter 1	[7:0]	Beta Significand 1 [15:8]		Beta Significand 1.	0xDB	R/W
0xC11	Base Loop Filter 1	[7:0]	Beta Exponent 1		Beta Exponent 1.	0xF3	R/W
0xC12	Base Loop Filter 1	[7:0]	Gamma Significand 1 [7:0]		Gamma Significand 1.	0x79	R/W
0xC13	Base Loop Filter 1	[7:0]	Gamma Significand 1 [15:8]		Gamma Significand 1.	0xD4	R/W
0xC14	Base Loop Filter 1	[7:0]	Gamma Exponent 1		Gamma Exponent 1.	0xCE	R/W
0xC15	Base Loop Filter 1	[7:0]	Delta Significand 1 [7:0]		Delta Significand 1.	0x4D	R/W
0xC16	Base Loop Filter 1	[7:0]	Delta Significand 1 [15:8]		Delta Significand 1.	0xA7	R/W
0xC17	Base Loop Filter 1	[7:0]	Delta Exponent 1		Delta Exponent 1.	0xCF	R/W

DPLL CHANNEL 0 REGISTERS—REGISTER 0x1000 TO REGISTER 0x102A

Table 43. DPLL Channel 0 Registers Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x1000	Freerun tuning word				DPLL0	freerun tuning	word [7:0]			0x00	R/W	
0x1001	Freerun tuning word				DPLL0 f	reerun tuning v	word [15:8]			0x00	R/W	
0x1002	Freerun tuning word				DPLL0 fr	eerun tuning v	vord [23:16]			0x00	R/W	
0x1003	Freerun tuning word				DPLL0 fr	eerun tuning v	vord [31:24]			0x00	R/W	
0x1004	Freerun tuning word				DPLL0 fr	eerun tuning v	vord [39:32]			0x00	R/W	
0x1005	Freerun tuning word	Reserv	/ed		[OPLL0 freerun t	tuning word [45:	40]		0x00	R/W	
0x1006	Tuning word clamp						offset clamp [7:0			0xFF	R/W	
0x1007	Tuning word clamp						offset clamp [15:8			0xFF	R/W	
0x1008	Tuning word clamp				DPLL0 freerun	tuning word of	ffset clamp [23:1	6]		0xFF	R/W	
0x1009	NCO gain			Reserved DPLL0 NCO gain filter bandwidth 0 DPLL0 history accumulation timer [7:0] 0								
0x100A	History accumulation timer				DPLL0 hist	ory accumulat	ion timer [7:0]			0x0A	R/W	
0x100B	History accumulation timer		DPLL0 history accumulation timer [15:8] DPLL0 history accumulation timer [23:16]									
0x100C	History accumulation timer		DPLL0 history accumulation timer [23:16]								R/W	
0x100D	History accumulation timer			Reserved		DI	PLL0 history acc	umulation timer [2	27:24]	0x00	R/W	
0x100E	History accumulation timer	Reserv	/ed	DPLL0 delay history while not slew limiting	DPLL0 delay history frequency lock	DPLL0 delay history phase lock	DPLL0 quick start history	DPLL0 single sample history	DPLL0 persistent history	0x38	R/W	
0x100F	History accumulation timer			Res	erved		DPLL0 pause history while phase slew limiting	DPLL0 pause history frequency unlock	DPLL0 pause history phase unlock	0x00	R/W	
0x1010	History accumulator hold off				DPLL	.0 history hold	off time			0x00	R/W	
0x1011	Phase slew limit				DPLL0	ohase slew lim	it rate [7:0]			0x00	R/W	
0x1012	Phase slew limit					hase slew limi				0x00	R/W	
0x1013	Phase slew limit				DPLL0 p	hase slew limit	rate [23:16]			0x00	R/W	
0x1014	Phase slew limit				DPLL0 p	hase slew limit	rate [31:24]			0x06	R/W	
0x1015	Phase offset				DP	LL0 phase offse	et [7:0]			0x00	R/W	
0x1016	Phase offset					L0 phase offse				0x00	R/W	
0x1017	Phase offset		DPLL0 phase offset [23:16]									
0x1018	Phase offset					L0 phase offset				0x00	R/W	
0x1019	Phase offset					L0 phase offset				0x00 0x00	R/W R/W	
0x101A	Phase temperature compensation polynomial		DPLL0 phase temperature compensation C ₁ significand [7:0]									
0x101B	Phase temperature compensation polynomial			DPL	L0 phase tempera	ture compensa	ation C_1 significa	nd [15:8]		0x00	R/W	

Register	Name	Bit 7 Bit 6 Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit 0	Reset	RW
0x101C	Phase temperature compensation polynomial				npensation C_1 ex		0x00	R/W
0x101D	Phase temperature compensation polynomial		DPLL0 phase tem	perature comp	ensation C ₂ signi	ficand [7:0]	0x00	R/W
0x101E	Phase temperature compensation polynomial		DPLL0 phase temp	oerature compe	nsation C ₂ signif	icand [15:8]	0x00	R/W
0x101F	Phase temperature compensation polynomial		DPLL0 phase t	emperature cor	mpensation C ₂ ex	ponent	0x00	R/W
0x1020	Phase temperature compensation polynomial		DPLL0 phase tem	perature comp	ensation C₃ signi	ficand [7:0]	0x00	R/W
0x1021	Phase temperature compensation polynomial		DPLL0 phase temp	perature compe	nsation C₃ signif	icand [15:8]	0x00	R/W
0x1022	Phase temperature compensation polynomial		DPLL0 phase to	emperature cor	npensation C₃ ex	ponent	0x00	R/W
0x1023	Phase temperature compensation polynomial		DPLL0 phase tem	perature comp	ensation C4 signi	ficand [7:0]	0x00	R/W
0x1024	Phase temperature compensation polynomial		DPLL0 phase temp	perature compe	nsation C₄ signif	icand [15:8]	0x00	R/W
0x1025	Phase temperature compensation polynomial		DPLL0 phase to	emperature cor	npensation C4 ex	ponent	0x00	R/W
0x1026	Phase temperature compensation polynomial		DPLL0 phase tem	perature comp	ensation C₅ signi	ficand [7:0]	0x00	R/W
0x1027	Phase temperature compensation polynomial		DPLL0 phase temp	perature compe	nsation C₅ signif	icand [15:8]	0x00	R/W
0x1028	Phase temperature compensation polynomial		DPLL0 phase to	emperature cor	npensation C₅ ex	ponent	0x00	R/W
0x1029	Phase adjust filter bandwidth		Reserved		DPLL0 pha	se temperature compensation f bandwidth	filter 0x00	R/W
0x102A	Inactive Profile		Reserved		D	PLL0 inactive profile index	0x00	R/W

Table 44. DPLL Channel 0 Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1000	Freerun tuning word	[7:0]	DPLL0 freerun tuning word [7:0]		DPLLO freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLLO while it is in freerun mode.	0x0	R/W
0x1001	Freerun tuning word	[7:0]	DPLL0 freerun tuning word [15:8]		DPLL0 freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLL0 while it is in freerun mode.	0x0	R/W
0x1002	Freerun tuning word	[7:0]	DPLL0 freerun tuning word [23:16]		DPLL0 freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLL0 while it is in freerun mode.	0x0	R/W
0x1003	Freerun tuning word	[7:0]	DPLL0 freerun tuning word [31:24]		DPLL0 freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLL0 while it is in freerun mode.	0x0	R/W
0x1004	Freerun tuning word	[7:0]	DPLL0 freerun tuning word [39:32]		DPLL0 freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLL0 while it is in freerun mode.	0x0	R/W
0x1005	Freerun	[7:6]	Reserved		Reserved.	0x0	R
	tuning word	[5:0]	DPLL0 freerun tuning word [45:40]		DPLL0 freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLL0 while it is in freerun mode.	0x0	R/W
0x1006	Tuning word clamp	[7:0]	DPLL0 freerun tuning word offset clamp [7:0]		DPLL0 freerun tuning word offset clamp. This 24-bit bit field sets the DPLL0 tuning word offset clamp, f_{CLAMP} . The formula is $f_{CLAMP} = DPLL0$ freerun tuning word offset clamp \times ($f_s/236$), where f_s is the system clock frequency.	0xFF	R/W
0x1007	Tuning word clamp	[7:0]	DPLL0 freerun tuning word offset clamp [15:8]		DPLL0 freerun tuning word offset clamp. This 24-bit bit field sets the DPLL0 tuning word offset clamp, f_{CLAMP} . The formula is $f_{CLAMP} = DPLL0$ freerun tuning word offset clamp \times ($f_s/236$), where f_s is the system clock frequency.	0xFF	R/W
0x1008	Tuning word clamp	[7:0]	DPLL0 freerun tuning word offset clamp [23:16]		DPLL0 freerun tuning word offset clamp. This 24-bit bit field sets the DPLL0 tuning word offset clamp, f_{CLAMP} . The formula is $f_{CLAMP} = DPLL0$ freerun tuning word offset clamp \times ($f_s/236$), where f_s is the system clock frequency.	0xFF	R/W
0x1009	NCO gain	[7:4]	Reserved		Reserved.	0x0	R/W
	<i>y</i>	[3:0]	DPLL0 NCO gain filter bandwidth	0x0	DPLL0 NCO gain freerun tuning word filter bandwidth. This 4-bit bit field controls the low pass filter, –3 dB cutoff frequency of the DPLL0 NCO. 250 kHz (maximum).	0x0	R/W
				0x0	120 kHz.		
				0x1	62 kHz.		
				0x2	31 kHz.		
				0x3	16 kHz.		
				0x5	7.8 kHz.		
				0x6	3.9 kHz.		
				0x7	1.9 kHz.		
				0x8	970 Hz.		
				0x9	490 Hz.		
				0xa	240 Hz.		1
				0xb	120 Hz.		
				0хс	61 Hz.		
				0xd	30 Hz.		
				0xe	15 Hz.		
		1		0xf	7.6 Hz (minimum).		I

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x100A	History accumulation timer	[7:0]	DPLL0 history accumulation timer [7:0]		DPLL0 history accumulation timer. This 28-bit bit field is the duration of the averaging period (in milliseconds) and calculates the holdover tuning word value. It is referred to as t_{HAT} in the data sheet. The allowable range is 1 ms to 268,435.455 sec (approximately 74.5 hours), and the behavior is undefined for a timer value of 0x0000.	0xA	R/W
0x100B	History accumulation timer	[7:0]	DPLL0 history accumulation timer [15:8]		DPLLO history accumulation timer. This 28-bit bit field is the duration of the averaging period (in milliseconds) and calculates the holdover tuning word value. It is referred to as that in the data sheet. The allowable range is 1 ms to 268,435.455 sec (approximately 74.5 hours), and the behavior is undefined for a timer value of 0x0000.	0x0	R/W
0x100C	History accumulation timer	[7:0]	DPLL0 history accumulation timer [23:16]		DPLL0 history accumulation timer. This 28-bit bit field is the duration of the averaging period (in milliseconds) and calculates the holdover tuning word value. It is referred to as t _{HAT} in the data sheet. The allowable range is 1 ms to 268,435.455 sec (approximately 74.5 hours), and the behavior is undefined for a timer value of 0x0000.	0x0	R/W
0x100D	History	[7:4]	Reserved		Reserved.	0x0	R
	accumulation timer	[3:0]	DPLL0 history accumulation timer [27:24]		DPLLO history accumulation timer. This 28-bit bit field is the duration of the averaging period (in milliseconds) and calculates the holdover tuning word value. It is referred to as that in the data sheet. The allowable range is 1 ms to 268,435.455 sec (approximately 74.5 hours), and the behavior is undefined for a timer value of 0x0000.	0x0	R/W
0x100E	History	[7:6]	Reserved		Reserved.	0x0	R
	accumulation timer	5	DPLL0 delay history until not phase slew limiting		DPLLO delay history until not phase slew limiting. Setting this bit to Logic 1 delays the tuning word history averaging during acquisition until the DPLLO phase slew limiter is inactive. At that point, the tuning word averaging is further delayed by the value in the DPLLO history hold off time. This bit ensures that the holdover history accumulation begins only when the DPLL is fully settled. When this bit is Logic 0, the history averaging is not contingent on the state of the phase slew limiter.	0x1	R/W
		4	DPLL0 delay history frequency lock		DPLLO delay history until frequency lock. Setting this bit to Logic 1 delays the tuning word history averaging during acquisition until the DPLLO is frequency locked. At that point, the tuning word averaging is further delayed by the value in the DPLLO history hold off time. This bit ensures that the holdover history accumulation begins only when the DPLL is fully settled. When this bit is Logic 0, the history averaging is not contingent on the state of the frequency lock detector.	0x1	R/W
		3	DPLL0 delay history phase lock		DPLL0 delay history until phase lock. Setting this bit to Logic 1 delays the tuning word history averaging during acquisition until the DPLL0 is phase locked. At this point, the tuning word averaging is further delayed by the value in the DPLL0 history hold off time. This bit ensures that holdover history averaging begins only when the DPLL is fully settled. When this bit is Logic 0, the history averaging is not contingent on the state of the phase lock detector.	0x1	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		2	DPLL0 quick start history		DPLL0 quick start history. Setting this bit to Logic 1 allows the DPLL0 tuning word history to be available in 1/4 of the time specified in the DPLL0 history accumulation timer. This bit ensures that there is sufficient holdover history in cases where the DPLL is locked to a reference for a short period.	0x0	R/W
		1	DPLLO single sample history		DPLL0 single sample history. Setting this bit to Logic 1 allows DPLL0 to use the most recent tuning word for holdover in the event that the tuning word history is not available. This bit can be used in conjunction with the quick start history bit in this register. This bit ensures that there is a minimal holdover history available in cases where the DPLL is locked to a reference for a short period.	0x0	R/W
		0	DPLL0 persistent history		DPLLO persistent history. Setting this bit to Logic 1 prevents the DPLLO tuning word history from being reset if there is an interruption in the tuning word averaging. This bit ensures that there is sufficient holdover history in cases where the DPLL is locked to a reference for a short period. When this bit is Logic 0, the history accumulation resets when the DPLL exits holdover and reacquires.	0x0	R/W
0x100F	History	[7:3]	Reserved		Reserved.	0x0	R
	accumulation timer	2	DPLL0 pause history while slew limiting		DPLLO pause history while phase slew limiting. Setting this bit to Logic 1 pauses the tuning word history averaging when DPLLO is phase slewing. The tuning word history is reset when the DPLL regains phase lock if the persistent history bit is Logic 0. This bit ensures that tuning word history averaging occurs only when the DPLL is fully settled. When this bit is Logic 0, the history averaging occurs regardless of phase slewing.	0x0	R/W
		1	DPLL0 pause history frequency unlock		DPLLO pause history while frequency unlock. Setting this bit to Logic 1 pauses the holdover tuning word history averaging when DPLLO is frequency unlocked. The holdover history is reset when the DPLL regains frequency lock if the persistent history bit is Logic 0. This bit ensures that holdover history averaging occurs only when the DPLL is fully settled. When this bit is Logic 0, the history averaging occurs regardless of frequency lock status.	0x0	R/W
		0	DPLL0 pause history phase unlock		DPLL0 pause history while phase unlock. Setting this bit to Logic 1 pauses the holdover tuning word history averaging when the DPLL0 phase slew limiter is active. The holdover history is reset when the DPLL is no longer phase slew limited if the persistent history bit is Logic 0. This bit ensures that holdover history averaging occurs only when the DPLL is fully settled. When this bit is Logic 0, the history averaging occurs regardless of phase lock status.	0x0	R/W
0x1010	History accumulation hold off	[7:0]	DPLL0 history hold off time		DPLL0 history hold off time. This 8-bit bit field is the amount of time (in milliseconds) that the DPLL tuning word history accumulation is delayed. Hold off is disabled if this bit field is 0x00.	0x0	R/W
0x1011	Phase slew limit	[7:0]	DPLL0 phase slew limit rate [7:0]		DPLLO phase slew limit rate. This 28-bit bit field is the DPLLO phase slew limit rate (in picoseconds/second) and is referred to as topst in the data sheet.	0x0	R/W
0x1012	Phase slew limit	[7:0]	DPLL0 phase slew limit rate [15:8]		DPLLO phase slew limit rate. This 28-bit bit field is the DPLLO phase slew limit rate (in picoseconds/second) and is referred to as topst in the data sheet.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1013	Phase slew limit	[7:0]	DPLL0 phase slew limit rate [23:16]		DPLLO phase slew limit rate. This 28-bit bit field is the DPLLO phase slew limit rate (in picoseconds/second) and is referred to as topst in the data sheet.	0x0	R/W
0x1014	Phase slew limit	[7:0]	DPLL0 phase slew limit rate [31:24]		DPLLO phase slew limit rate. This 28-bit bit field is the DPLLO phase slew limit rate (in picoseconds/second) and is referred to as topst in the data sheet.	0x6	R/W
0x1015	Phase offset	[7:0]	DPLL0 phase offset [7:0]		DPLLO closed-loop phase offset. This signed 40-bit bit field is the DPLLO closed-loop phase offset (in picoseconds) and is referred to as tofst in the data sheet.	0x0	R/W
0x1016	Phase offset	[7:0]	DPLL0 phase offset [15:8]		DPLL0 closed-loop phase offset. This signed 40-bit bit field is the DPLL0 closed-loop phase offset (in picoseconds) and is referred to as tofst in the data sheet.	0x0	R/W
0x1017	Phase offset	[7:0]	DPLL0 phase offset [23:16]		DPLL0 closed-loop phase offset. This signed 40-bit bit field is the DPLL0 closed-loop phase offset (in picoseconds) and is referred to as t _{OFST} in the data sheet.	0x0	R/W
0x1018	Phase offset	[7:0]	DPLL0 phase offset [31:24]		DPLLO closed-loop phase offset. This signed 40-bit bit field is the DPLLO closed-loop phase offset (in picoseconds) and is referred to as topst in the data sheet.	0x0	R/W
0x1019	Phase offset	[7:0]	DPLL0 phase offset [39:32]		DPLLO closed-loop phase offset. This signed 40-bit bit field is the DPLLO closed-loop phase offset (in picoseconds) and is referred to as tofst in the data sheet.	0x0	R/W
0x101A	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₁ significand [7:0]		DPLL0 temperature compensation C_1 significand. This 10-bit bit field is the significand for the C_1 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x101B	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₁ significand [15:8]		DPLL0 temperature compensation C_1 significand. This 10-bit bit field is the significand for the C_1 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x101C	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₁ exponent		DPLL0 temperature compensation C_1 exponent. This 6-bit bit field is the exponent for the C_1 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x101D	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₂ significand [7:0]		DPLL0 temperature compensation C_2 significand. This 10-bit bit field is the significand for the C_2 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x101E	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₂ significand [15:8]		DPLL0 temperature compensation C_2 significand. This 10-bit bit field is the significand for the C_2 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x101F	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₂ exponent		DPLL0 temperature compensation C_2 exponent. This 6-bit bit field is the exponent for the C_2 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x1020	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₃ significand [7:0]		DPLL0 temperature compensation C_3 significand. This 10-bit bit field is the significand for the C_3 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x1021	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₃ significand [15:8]		DPLL0 temperature compensation C_3 significand. This 10-bit bit field is the significand for the C_3 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x1022	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₃ exponent		DPLL0 temperature compensation C_3 exponent. This 6-bit bit field is the exponent for the C_3 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1023	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₄ significand [7:0]		DPLL0 temperature compensation C ₄ significand. This 10-bit bit field is the significand for the C ₄ coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x1024	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₄ significand [15:8]		DPLL0 temperature compensation C ₄ significand. This 10-bit bit field is the significand for the C ₄ coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x1025	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C ₄ exponent		DPLL0 temperature compensation C4 exponent. This 6-bit bit field is the exponent for the C4 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x1026	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C₅ significand [7:0]		DPLL0 temperature compensation C_5 significand. This 10-bit bit field is the significand for the C_5 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x1027	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C₅ significand [15:8]		DPLL0 temperature compensation C_5 significand. This 10-bit bit field is the significand for the C_5 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x1028	Phase temperature compensation polynomial	[7:0]	DPLL0 phase temperature compensation C₅ exponent		DPLL0 temperature compensation C_5 exponent. This 6-bit bit field is the exponent for the C_5 coefficient of the DPLL0 temperature compensation polynomial.	0x0	R/W
0x1029	Phase adjust	[7:3]	Reserved		Reserved.	0x0	R
	filter bandwidth	[2:0]	DPLL0 phase temperature compensation filter bandwidth		DPLL0 temperature compensation low-pass filter bandwidth. This 3-bit bit field controls the low pass filter –3 dB cutoff frequency of the DPLL0 delay compensation block.	0x0	R/W
				0x0	240 Hz (maximum).		
				0x1	120 Hz.		
				0x2	60 Hz.		
				0x3	30 Hz.		
				0x4 0x5	15 Hz. 7.6 Hz.		
				0x5 0x6	3.8 Hz.		
				0x0 0x7	1.9 Hz (minimum).		
0x102A	Inactive	[7:3]	Reserved		Reserved.	0x0	R
	profile	[2:0]	DPLL0 inactive profile index		DPLL0 inactive profile index. The inactive profile index is used while DPLL0 is in holdover to retain the exact DPLL configuration, including the desired input/output phase relationship.	0x0	R/W

DISTRIBUTION GENERAL 0 REGISTERS—REGISTER 0x10C0 TO REGISTER 0x10DC

Table 45. Distribution General 0 Registers Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x10C0	Modulation		L	I	Modulation	step [7:0]	II.	I	1	0x00	R/W
	step										
0x10C1	Modulation step		Modulation step [7:0] Ox Modulation step [15:8] Ox QOA modulation counter [7:0] Ox QOA modulation counter [15:8] Ox QOB modulation counter [23:16] Ox QOB modulation counter [15:8] Ox QOB modulation counter [15:8] Ox QOB modulation counter [15:8] Ox QOB modulation counter [23:16] Ox QOB modulation counter [23:16] Ox QOC modulation counter [7:0] Ox QOC modulation counter [7:0] Ox QOC modulation counter [7:0] Ox QOC modulation counter [15:8] Ox QOC modulation counter [15:8] Ox QOC modulation counter [15:8] Ox QOC modulation counter [23:16] Ox Reserved QOC modulation counter [27:24] Ox Reserved Pable QOA Single-pulse modulator modulator modulator modulator modulator Reserved Enable QOB N-shot single-pulse modulator modulator modulator modulator modulator modulator Reserved Enable QOC N-shot single-pulse modulator polarity polarity polarity polarity polarity modulator								R/W
0x10C2	Modulation counter A		Modulation step [7:0] Oxt Modulation step [15:8] Oxt Q0A modulation counter [7:0] Oxt Q0A modulation counter [15:8] Oxt Q0A modulation counter [23:16] Oxt Q0B modulation counter [7:0] Oxt Q0B modulation counter [15:8] Oxt Q0B modulation counter [15:8] Oxt Q0C modulation counter [7:0] Oxt Q0C modulation counter [15:8] Oxt Q0C modulation counter [15:8] Oxt Q0C modulation counter [15:8] Oxt Q0C modulation counter [27:24] Oxt Q0C modulator modul							0x00	R/W
0x10C3	Modulation counter A			Q	0A modulation	counter [15:8]				0x00	R/W
0x10C4	Modulation counter A			Q	0A modulation	counter [23:16]				0x00	R/W
0x10C5	Modulation counter A		Rese	rved		QC	A modulation o	counter [27:2	4]	0x00	R/W
0x10C6	Modulation counter B			(Q0B modulation	counter [7:0]				0x00	R/W
0x10C7	Modulation counter B			Q	00B modulation	counter [15:8]				0x00	R/W
0x10C8	Modulation counter B			Q	0B modulation	counter [23:16]				0x00	R/W
0x10C9	Modulation counter B		Rese	rved		Q0)B modulation o	counter [27:2	4]	0x00	R/W
0x10CA	Modulation counter C			(Q0C modulation	counter [7:0]				0x00	R/W
0x10CB	Modulation counter C			Q	QOC modulation	counter [15:8]				0x00	R/W
0x10CC	Modulation counter C										R/W
0x10CD	Modulation counter C		Reserved Q0C modulation counter [27:24] 02							0x00	R/W
0x10CE	FB clock sync edge			Res	erved	1			•	0x00	R/W
0x10CF	Modulator A settings		Rese	rved		N-shot	single-pulse	modulator	_	0x00	R/W
0x10D0	Modulator B settings		Rese	rved		Enable Q0B N-shot	Enable Q0B single-pulse	Q0B modulator	_	0x00	R/W
0x10D1	Modulator C settings		Rese	rved		Enable Q0C	Enable Q0C	Q0C		0x00	R/W
	3							polarity			
0x10D2	N-shot gaps				N-shot	gap				0x00	R/W
0x10D3	N-shot request	Reserved	request			N-sh	ot			0x00	R/W
0x10D4	N-shot enable	Enable Q0BB PRBS							Q0A	0x00	R/W
0x10D5	N-shot settings		Rese	rved	1				Q0C	0x00	R/W
0x10D6	N-shot retime				Reserved			ı	Enable N- shot	0x00	R/W
0x10D7	Driver A configuration	Rese	Reserved Bypass mute OUTOA driv				OUT0A driv	er current	Enable OUT0A HCSL	0x01	R/W
0x10D8	Driver B configuration	Rese	erved	Channel A Bypass mute retiming Channel B	OUT0B di	river mode	OUT0B driv	er current	Enable OUT0B HCSL	0x01	R/W
0x10D9	Driver C configuration	Rese	erved	Bypass mute retiming Channel C	OUT0C di	river mode	OUT0C driv	er current	Enable OUTOC HCSL	0x01	R/W

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x10DA	Secondary clock path		Rese	erved		Enable SYSCLK Q0C	Enable SYSCLK Q0B	Enable SYSCLK Q0A	Enable SYSCLK Sync Mask	0x00	R/W
0x10DB	Sync control			Reserved			Enable DPLL0 reference sync	Autosy	nc mode	0x00	R/W
0x10DC	Automute control	Mask OUTOCC autounmute	Mask OUT0C autounmute	Mask OUTOBB autounmute	Mask OUT0B autounmute	Mask OUTOAA autounmute	Mask OUT0A autounmute		tounmute ode	0x00	R/W

Table 46. Distribution General 0 Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x10C0	Modulation step		Modulation step [7:0]		Modulation step. This 16-bit bit field controls the duty cycle step, which is the duty cycle deviation of a modulation event. The unit is the number of distribution clock half cycles.	0x0	R/W
0x10C1	Modulation step	[7:0]	Modulation step [15:8]		Modulation step. This 16-bit bit field controls the duty cycle step, which is the duty cycle deviation of a modulation event. The unit is the number of distribution clock half cycles.	0x0	R/W
0x10C2	Modulation counter A	[7:0]	Q0A modulation counter [7:0]		Q0A modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x10C3	Modulation counter A	[7:0]	Q0A modulation counter [15:8]		Q0A modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x10C4	Modulation counter A	[7:0]	Q0A modulation counter [23:16]		Q0A modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x10C5	Modulation	[7:4]	Reserved		Reserved.	0x0	R
	counter A	[3:0]	Q0A modulation counter [27:24]		Q0A modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x10C6	Modulation counter B	[7:0]	Q0B modulation counter [7:0]		Q0B modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x10C7	Modulation counter B	[7:0]	Q0B modulation counter [15:8]		Q0B modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x10C8	Modulation counter B	[7:0]	Q0B modulation counter [23:16]		Q0B modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x10C9	Modulation	[7:4]	Reserved		Reserved.	0x0	R
	counter B	[3:0]	Q0B modulation counter [27:24]		Q0B modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x10CA	Modulation counter C	[7:0]	Q0C modulation counter [7:0]		Q0C modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x10CB	Modulation counter C	[7:0]	Q0C modulation counter [15:8]		Q0C modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x10CC	Modulation counter C	[7:0]	Q0C modulation counter [23:16]		Q0C modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W

Addr.	Name		Bit Name	Settings	Description		Access
0x10CD	Modulation		Reserved		Reserved.	0x0	R
	counter C	[3:0]	QOC modulation counter [27:24]		Q0C modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x10CE	Feedback	[7:2]	Reserved		Reserved.	0x0	R
	clock sync edge	[1:0]	Feedback divider sync edge		Feedback divider sync edge. This bit field is only used when embedded output clock modulation is turned on, and allows the user to delay the synchronization edge (relative to the modulation base edge) of the feedback divider. Allowable values (in decimal) are 0, 1, 2, or 3 clock edges.	0x0	R/W
0x10CF	Modulator A	[7:4]	Reserved		Reserved.	0x0	R
	settings	3	Enable Q0A N-shot modulator		Enable Q0A modulator N-shot. Setting this bit to Logic 1 enables the embedded clock modulator controller to use the N-shot request signal to trigger five modulation events when the N-shot request mode bit is Logic 0 (edge triggered) or continuously when the N-shot request mode bit is Logic 1 (level sensitive).	0x0	R/W
		2	Enable Q0A		Single-pulse modulation.	0x0	R/W
			single-pulse		Logic 0: dc balanced duty cycle modulation.		
			modulation		Logic 1: single-pulse modulation.		
		1	Q0A modulation		Modulation polarity. This bit sets the type of (duty cycle) modulation event.	0x0	R/W
			polarity		Logic 0: low/high or low (single-pulse modulation).		
			- 11 001		Logic 1: high/low or high (single-pulse modulation).		
		0	Enable Q0A modulator		Enable embedded clock modulator. Setting this bit to Logic 1 enables the embedded clock (pulse width/duty cycle) modulation.	0x0	R/W
0x10D0	Modulator B	[7:4]	Reserved		Reserved.	0x0	R
	settings	3	Enable Q0B N- shot modulator		Enable Q0A Modulator N-shot. Setting this bit to Logic 1 enables the embedded clock modulator controller to use the N-shot request signal to trigger five modulation events when the N-shot request mode bit is Logic 0 (edge triggered) or continuously when the N-shot request mode bit is Logic 1 (level sensitive).	0x0	R/W
		2	Enable Q0B		Single-pulse modulation.	0x0	R/W
			single-pulse		Logic 0: dc balanced duty cycle modulation.		
			modulation		Logic 1: single-pulse modulation.		
		1	Q0B modulation polarity		Modulation polarity. This bit sets the type of (duty cycle) modulation event. Logic 0: low/high or low (single-pulse modulation).	0x0	R/W
					Logic 1: high/low or high (single-pulse modulation).		
		0	Enable Q0B modulator		Enable embedded clock modulator. Setting this bit to Logic 1 enables the embedded clock (pulse width/duty cycle) modulator.	0x0	R/W
0x10D1	Modulator C	[7:4]	Reserved		Reserved.	0x0	R
	settings	3	Enable Q0C N- shot modulator		Enable Q0A modulator N-shot. Setting this bit to Logic 1 enables the embedded clock modulator controller to use the N-shot request signal to trigger five modulation events when the N-shot request mode bit is Logic 0 (edge triggered) or continuously when the N-shot request mode bit is Logic 1 (level sensitive).	0x0	R/W
		2	Enable Q0C single-pulse		Single-pulse modulation. Logic 0: dc balanced duty cycle modulation.	0x0	R/W
			modulation		Logic 1: single-pulse modulation.		
		1	Q0C modulation polarity		Modulation polarity. This bit sets the type of (duty cycle) modulation event. Logic 0: low/high or low (single-pulse modulation).	0x0	R/W
					Logic 1: high/low or high (single-pulse modulation).		
		0	Enable Q0C modulator		Enable embedded clock modulator. Setting this bit to Logic 1 enables the embedded clock (pulse width/duty cycle) modulator.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x10D2	N-shot gaps	[7:0]	N-shot gap		N-shot gap. This unsigned, 8-bit bit field contains the length (measured in Q divider output cycles) of the gap in a JESD204B N-shot pattern generation.	0x0	R/W
0x10D3	N-shot request	7	Reserved		Reserved.	0x0	R
		6	N-shot		Channel 0 N-shot request mode.	0x0	R/W
			request mode		Logic 0: the N-shot generators operate in burst mode, and the rising edge of the trigger signal initiates the burst.		
					Logic 1: the N-shot generators operate in period gapped mode. In this mode, N-shot bursts occur as long as the trigger is in a Logic 1 state; for this reason, it is referred to as a level sensitive trigger mode.		
		[5:0]	N-shot		Number of clock pulses in an N-shot burst. This unsigned, 6-bit bit field contains the number of clock cycles in an N-shot burst.	0x0	R/W
0x10D4	N-shot enable	7	Enable Q0BB PRBS		Q0BB JESD204B PRBS enable. Setting this bit to Logic 1 enables the pseudorandom bit sequence clocked at divider output rate.	0x0	R/W
		6	Enable Q0BB		N-shot enable.	0x0	R/W
			N-shot		Logic 0: JESD204B N-shot mode disabled.		
					Logic 1: JESD204B N-shot mode enabled. The output is muted until a user programmed N-shot burst is requested, which can be periodic. The associated Q divider must be ≥8.		
		5	Enable Q0B PRBS		Q0B JESD204B PRBS enable. Setting this bit to Logic 1 enables pseudorandom bit sequence clocked at the divider output rate.	0x0	R/W
		4	Enable Q0B N-		N-shot enable.	0x0	R/W
			shot		Logic 0: JESD204B N-shot mode disabled.		
					Logic 1: JESD204B N-shot mode enabled. The output is muted until a user programmed N-shot burst is requested, which can be periodic. The associated Q divider must be ≥8.		
		3	Enable Q0AA		Q0AA JESD204B PRBS enable. Setting this bit to Logic 1 enables the	0x0	R/W
			PRBS		pseudorandom bit sequence clocked at the divider output rate.		
		2	Enable Q0AA		N-shot enable.	0x0	R/W
			N-shot		Logic 0: JESD204B N-shot mode disabled.		
					Logic 1: JESD204B N-shot mode enabled. The output is muted until a user programmed N-shot burst is requested, which can be periodic. The associated Q divider must be ≥8.		
		1	Enable Q0A PRBS		Q0A JESD204B PRBS enable. Setting this bit to Logic 1 enables the pseudorandom bit sequence clocked at the divider output rate.	0x0	R/W
		0	Enable Q0A		N-shot enable.	0x0	R/W
			N-shot		Logic 0: JESD204B N-shot mode disabled.		
					Logic 1: JESD204B N-shot mode enabled. The output is muted until a user programmed N-shot burst is requested, which can be periodic. The associated Q divider must be ≥8.		
0x10D5	N-shot	[7:4]	Reserved		Reserved.	0x0	R
	settings	3	Enable Q0CC PRBS		Q0CC JESD204B PRBS enable. Setting this bit to Logic 1 enables the pseudorandom bit sequence clocked at the divider output rate.	0x0	R/W
		2	Enable Q0CC		N-shot Enable	0x0	R/W
			N-shot		Logic 0: JESD204B N-shot mode disabled.		
					Logic 1: JESD204B N-shot mode enabled. The output is muted until a user programmed N-shot burst is requested, which can be periodic. The associated Q divider must be ≥8.		
		1	Enable Q0C PRBS		pseudorandom bit sequence clocked at the divider output rate.	0x0	R/W
		0	Enable Q0C N-		N-shot enable.	0x0	R/W
			shot		Logic 0: JESD204B N-shot mode disabled.		
					Logic 1: JESD204B N-shot mode enabled. The output is muted until a user programmed N-shot burst is requested, which can be periodic. The associated Q divider must be ≥8.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x10D6	N-shot retime	[7:1]	Reserved		Reserved.	0x0	R
		0	Enable N-shot		Enable N-shot retiming.	0x0	R/W
			retime		Logic 0: Mx pins or registers (user-selectable) provide the JESD204B N-shot retiming source.		
					Logic 1: the N short retiming block provides the JESD204B N-shot retiming source.		
0x10D7	Driver A	[7:6]	Reserved		Reserved.	0x0	R
	configuration	5	Bypass mute retiming Channel A		Removes retiming from Channel A mute. In normal operation, this bit is Logic 0, and the signal to mute an output channel is retimed so that runt pulses are avoided. Setting this bit to Logic 1 removes the retiming function, and mutes the channel immediately.	0x0	R/W
		[4:3]	OUT0A driver		Selects single-ended or differential output mode.	0x0	R/W
			mode	0	Differential output. Divider Q0A determines the divide ratio.		
				1	Dual-, single-ended output driven by Divider Q0A. Divider Q0A determines the divide ratio.		
				10	Dual-, single-ended output driven by separate Q dividers. Both Divider Q0A and Divider Q0AA are enabled, although it is recommended that they have the same divide ratio.		
		[2:1]	OUT0A driver current		Output driver current. This current setting applies to both the normal and complimentary output pins.	0x0	R/W
					7.5 mA.		
				1	12.5 mA.		
				10	15 mA.		
		0	Enable OUT0A HCSL		Selects current source (HCSL) or current sink (CML) mode.	0x0	R/W
					Logic 0:CML mode. An external pull-up resistor is required.		
					Logic 1: HCSL mode. An external pull-down resistor is required.		
0x10D8	Driver B		Reserved		Reserved.	0x0	R
	configuration	5	Bypass mute retiming Channel B		Removes retiming from Channel B mute. In normal operation, this bit is Logic 0, and the signal to mute an output channel is retimed so runt pulses are avoided. Setting this bit to Logic 1 removes the retiming function and mutes the channel immediately.	0x0	R/W
		[4:3]	OUT0B driver		Selects single-ended or differential output mode.	0x0	R/W
			mode	0	Differential output. Divider Q0B determines the divide ratio.		
				1	Dual-, single-ended output driven by Divider Q0A. Divider Q0B determines the divide ratio.		
				10	Dual-, single-ended output driven by separate Q dividers. Both Divider Q0B and Divider Q0BB are enabled, although it is recommended that they have the same divide ratio.		
		[2:1]	OUT0B driver current	0	Output driver current. This current setting applies to both the normal and complimentary output pins.	0x0	R/W
					7.5 mA.		
					12.5 mA. 15 mA.		
		0	Enable OUTOR	10	Selects HCSL or CML mode.	٥٧٥	R/W
		U	Enable OUT0B HCSL		Logic 0: CML mode. An external pull-up resistor is required.	0x0	rt/ VV
					Logic 1: HCSL mode. An external pull-down resistor is required.		
	1			1	Logic 1. Heat mode. An external pull-down resistor is required.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x10D9	Driver C	[7:6]	Reserved		Reserved.	0x0	R
	configuration	5	Bypass mute retiming Channel C		Removes retiming from Channel C mute. In normal operation, this bit is Logic 0, and the signal to mute an output channel is retimed so runt pulses are avoided. Setting this bit to Logic 1 removes the retiming function, and mutes the channel immediately.	0x0	R/W
		[4:3]	OUT0C driver mode	1	Selects single-ended or differential output mode. Differential output. Divider Q0C determines the divide ratio. Dual-, single-ended output driven by Divider Q0A. Divider Q0C determines the divide ratio.	0x0	R/W
				10	Dual-, single-ended output driven by separate Q dividers. Both Divider QOC and Divider QOCC are enabled, although it is recommended that they have the same divide ratio.		
		[2:1]	OUTOC driver current		Output driver current. This current setting applies to both the normal and complimentary output pins.	0x0	R/W
				1	7.5 mA. 12.5 mA. 15 mA.		
		0	Enable OUT0C	10	Selects HCSL or CML mode.	0x0	R/W
		U	HCSL		Logic 0: CML mode mode. An external pull-up resistor is required. Logic 1: HCSL mode. An external pull-down resistor is required.	UXU	r/ vv
0.1004	Secondary	[7.4]	Reserved		Reserved.	0x0	R
UXTUDA	clock path	3	Enable SYSCLK QOC		Enable SYSCLK to Divider Q0C. Setting this bit to Logic 1 enables a buffered copy of the system clock to Divider Q0C.	0x0	R/W
		2	Enable SYSCLK Q0B		Enable SYSCLK to Channel 0B. Setting this bit to Logic 1 enables a buffered copy of the system clock to Divider Q0B.	0x0	R/W
		1	Enable SYSCLK Q0A		Enable SYSCLK to Channel 0A. Setting this bit to Logic 1 enables a buffered copy of the system clock to Divider Q0A.	0x0	R/W
		0	Enable SYSCLK sync mask		Enable SYSCLK sync mask. Setting this bit to Logic 1 ensures no sync events occur on outputs that are assigned to outputting the SYSCLK. The purpose of this feature is to ensure no runt pulses or stalled clocks occur when a SYSCLK output clocks a microprocessor. Set this bit to Logic 1 only when the SYSCLK is fully configured and stable, because runt pulses can occur while configuring the SYSCLK.	0x0	R/W
0x10DB	Sync control	[7:3]	Reserved		Reserved.	0x0	R
		2	Enable DPLL0 reference sync		DPLL0 reference sync enable. Setting this bit to Logic 1 enables automatic reference synchronization on DPLL0.	0x0	R/W
		[1:0]	Autosync mode		Autosync mode. This bit field controls when the clock distribution block receives a synchronization event. The output drivers do not toggle until there is a synchronization event.	0x0	R/W
				0	Manual sync. Automatic output synchronization disabled. In this mode, the user must issue a clock distribution synchronization command manually.		
				1	Immediate. Output synchronization occurs immediately after APLL lock.		
					DPLL phase lock. Output synchronization occurs when the DPLL phase locks.		
0.1000	Autot-	7	Mask OUTOCC	11	DPLL frequency lock. Output synchronization occurs when the DPLL frequency locks.	0.40	D/M/
0x10DC	Automute control	/	Mask OUTOCC autounmute		Mask OUT0CC autounmute. Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.	0x0	R/W
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		6	Mask OUTOC autounmute		Mask OUTOC autounmute. Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.	0x0	R/W
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		
		5	Mask OUT0BB		Mask OUTOBB autounmute.	0x0	R/W
			autounmute		Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.		
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		
		4	Mask OUT0B		Mask OUT0B autounmute.	0x0	R/W
			autounmute		Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.		
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		
		3	Mask OUT0AA		Mask OUT0AA autounmute.	0x0	R/W
			autounmute		Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.		
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		
		2	Mask OUT0A		Mask OUT0A autounmute.	0x0	R/W
			autounmute		Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.		
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		
		[1:0]	DPLL0 autounmute mode		DPLL0 autounmute mode. This bit field controls at which point the output drivers start to toggle during acquisition while DPLL0 is in hitless mode.	0x0	R/W
				0	Disabled. Automatic unmuting is disabled and the output driver starts toggling immediately.		
				1	Hitless acquisition. Automatic driver unmuting occurs upon activation of a hitless profile.		
				10	Phase lock detect (hitless mode only). Automatic driver unmuting occurs when phase lock is detected and the DPLL is in hitless mode.		
				11	Frequency lock detect (hitless mode only). Automatic driver unmuting occurs when frequency lock is detected and the DPLL is in hitless mode.		

APLL CHANNEL 0 REGISTERS—REGISTER 0x1080 TO REGISTER 0x1083

Table 47. APLL Channel 0 Registers Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1080	Charge pump current	Enable APLL0 manual charge pump current		APLL0 manual charge pump current							
0x1081	M0 divider				APLL0	M0 feedback divid	er			0x00	R/W
0x1082	Loop filter control	APLL0 loop filter ze	ero resist	or (R1)	APLL0	loop filter pole capa	citor (C2)		oop filter second resistor (R3)	0xE0	R/W
0x1083	DC offset current	Re	served	APLL0 dc offset APLL0 dc offset Current APLL0 dc offset Current Value dc offset Current					0x03	R/W	

Table 48. APLL Channel 0 Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1080	Charge	7	Enable APLL0		Enables manual control of the APLLO charge pump	0x0	R/W
	pump		manual charge		current.		
	current		pump current	0	Disables manual charge pump current control. Disables manual control of the APLLO charge pump current.		
				1	Enables manual charge pump current control. Enables manual control of the APLLO charge pump current.		
		[6:0]	APLL0 manual charge pump current		APLLO manual charge pump current (LSB = $3.5 \mu A$). The user must set the enable manual charge pump current control bit in this register for this setting to be enabled.	0x0	R/W
				0000001b	1×LSB.		
				0000010b	2×LSB.		
				1111111b	127 × LSB.		
0x1081	M0 divider	[7:0]	APLL0 M0 feedback divider		APLL multiplication ratio. APLL0 M0 feedback divider ratio. Allowable values are 14 to 255.	0x0	R/W
0x1082	Loop filter	[7:5]	APLL0 loop filter		Loop Filter R1. APLL0 Loop Filter R1 (zero resistor) value.	0x0	R/W
001002	control	[7.5]	zero resistor (R1)	000	0Ω (short).	OXO	10,00
				001	250 Ω.		
				010	500 Ω.		
				011	750 Ω.		
				100	1.00 kΩ.		
				101	1.25 kΩ.		
				110	1.50 kΩ.		
				111	1.75 kΩ.		
		[4:2]	APLL0 loop filter		Loop Filter C2. APLL0 Loop Filter C2 (pole capacitor) value.	0x0	R/W
			pole capacitor	000	8 pF.		
			(C2)	001	24 pF.		
				010	40 pF.		
				011	56 pF.		
				100	72 pF.		
				101	88 pF.		
				110	104 pF.		
				111	120 pF.		
		[1:0]	APLL0 loop filter		Loop Filter R3. APLL0 Loop Filter R3 (second pole	0x0	R/W
			second pole		resistor) value.		
			resistor (R3)	00	200 Ω.		
				01	250 Ω.		
				10	333 Ω.		
				11	500 Ω.		
0x1083	DC offset	[7:4]	Reserved		Reserved.	0x0	R
	current	current direction the APLLO dc offset current.				0x0	R/W
				0	Up. The dc offset current offset is positive.		
				1	Down. The dc offset current offset is negative.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		[2:1]	APLL0 dc offset current value		DC offset current. Magnitude of the APLL0 charge pump dc offset current value.	0x0	R/W
				00	50% offset current. Offset current is 50% of the programmed APLLO charge pump current (default).		
				01	25% offset current. Offset current is 25% of the programmed APLLO charge pump current.		
				10	12.5% offset current. Offset current is 12.5% of the programmed APLLO charge pump current.		
				11	6.25% offset current. Offset current is 6.25% of the programmed APLLO charge pump current.		
		0	Enable APLL0 dc offset current		DC offset current enable. Setting this bit enables the APLL0 dc offset current.	0x0	R/W

DISTRIBUTION DIVIDER QOA REGISTERS—REGISTER 0x1100 TO REGISTER 0x1108

Table 49. Distribution Divider Q0A Registers Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1100	Divide ratio			(Q0A divide ratio [7:0)]				0x00	R/W
0x1101	Divide ratio			Ç	00A divide ratio [15:	8]				0x00	R/W
0x1102	Divide ratio			Q	0A divide ratio [23:1	6]				0x00	R/W
0x1103	Divide ratio			Q	0A divide ratio [31:2	4]				0x00	R/W
0x1104	Phase offset				Q0A phase [7:0]					0x00	R/W
0x1105	Phase offset				Q0A phase [15:8]					0x00	R/W
0x1106	Phase offset				Q0A phase [23:16]					0x00	R/W
0x1107	Phase offset				Q0A phase [31:24]					0x00	R/W
0x1108	Phase slew configuration	Reserved	Q0A Phase [32]	Enable Q0A half divide	Enable Q0A pulse width control	Q0A phase slew mode		imum p slew ste		0x07	R/W

Table 50. Distribution Divider Q0AA Register Summary{same question as above}

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x1109 to		These registers mimic the Distribution Divider Q0A registers (Register 0x1100 through										
0x1111		Register	0x1108), but 1	he register a	ddresses are o	offset by 0x00	09. All default	t values are id	entical.			

Table 51. Distribution Divider Q0B Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1112 to		Thes	e registers mi	imic the Distr	ibution Divic	ler Q0A regist	ters (Register	0x1100 throu	ıgh		R/W
0x111A		Register	0x1108), but t	the register a	ddresses are o	offset by 0x00	09. All default	values are id	entical.		

Table 52. Distribution Divider Q0BB Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x111B to		Thes	These registers mimic the Distribution Divider Q0A registers (Register 0x1100 through									
0x1123		Register	0x1108), but t	he register ac	ddresses are c	offset by 0x00	09. All default	t values are id	entical.			

Table 53. Distribution Divider Q0C Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x1124 to		Thes	These registers mimic the Distribution Divider Q0A registers (Register 0x1100 through									
0x112C		Register	0x1108), but 1	he register ac	ddresses are c	offset by 0x00	09. All default	values are id	entical.			

Table 54. Distribution Divider Q0CC Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x112D to		Thes	These registers mimic the Distribution Divider Q0A registers (Register 0x1100 through									
0x1135		Register (0x1108), but t	he register a	ddresses are c	offset by 0x00	09. All default	t values are id	entical.			

Table 55. Distribution Divider Q0A Registers Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1100	Divide ratio	[7:0]	Q0A divide ratio [7:0]		Q0A divide ratio. This 32-bit bit field is the divide ratio for the Q0A divider. The default value of 0x00000000 equals a divide ratio of 1, resulting in an output frequency that exceeds the maximum frequency for the AD9545.	0x0	R/W
0x1101	Divide ratio	[7:0]	Q0A divide ratio [15:8]		QOA divide ratio. This 32-bit bit field is the divide ratio for the QOA divider. The default value of 0x00000000 equals a divide ratio of 1, resulting in an output frequency that exceeds the maximum frequency for the AD9545.	0x0	R/W
0x1102	Divide ratio	[7:0]	Q0A divide ratio [23:16]		Q0A divide ratio. This 32-bit bit field is the divide ratio for the Q0A divider. The default value of 0x00000000 equals a divide ratio of 1, resulting in an output frequency that exceeds the maximum frequency for the AD9545.	0x0	R/W
0x1103	Divide ratio	[7:0]	Q0A divide ratio [31:24]		Q0A divide ratio. This 32-bit bit field is the divide ratio for the Q0A divider. The default value of 0x00000000 equals a divide ratio of 1, resulting in an output frequency that exceeds the maximum frequency for the AD9545.	0x0	R/W
0x1104	Phase offset	[7:0]	Q0A phase [7:0]		Q0A phase control. This bit field controls the Q0A phase in two ways: the bit field sets the initial phase offset after divider sync (reset); and subsequent changes to this bit field automatically initiate a phase slew event until the programmed phase is reached. The range is 0 to $(2 \times (\text{divide ratio}) - 1)$ in units of Q0A distribution input clock half cycles.	0x0	R/W
0x1105	Phase offset	[7:0]	Q0A phase [15:8]		Q0A phase control. This bit field controls the Q0A phase in two ways: the bit field sets the initial phase offset after divider sync (reset); and subsequent changes to this bit field automatically initiate a phase slew event until the programmed phase is reached. The range is 0 to $(2 \times (\text{divide ratio}) - 1)$ in units of Q0A distribution input clock half cycles.	0x0	R/W
0x1106	Phase offset	[7:0]	Q0A phase [23:16]		QOA phase control. This bit field controls the QOA phase in two ways: the bit field sets the initial phase offset after divider sync (reset); and subsequent changes to this bit field automatically initiate a phase slew event until the programmed phase is reached. The range is 0 to (2 × (divide ratio) – 1) in units of QOA distribution input clock half cycles.	0x0	R/W
0x1107	Phase offset	[7:0]	Q0A phase [31:24]		Q0A phase control. This bit field controls the Q0A phase in two ways: the bit field sets the initial phase offset after divider sync (reset); and subsequent changes to this bit field automatically initiate a phase slew event until the programmed phase is reached. The range is 0 to (2 × (divide ratio) – 1) in units of Q0A distribution input clock half cycles.	0x0	R/W
0x1108	Phase slew	7	Reserved		Reserved.	0x0	R
	configuration	6	Q0A phase [32]		Q0A phase control. This bit field controls the Q0A phase in two ways: the bit field sets the initial phase offset after divider sync (reset); and subsequent changes to this bit field automatically initiate a phase slew event until the programmed phase is reached. The range is 0 to $(2 \times (\text{divide ratio}) - 1)$ in units of Q0A distribution input clock half cycles.	0x0	R/W
		5	Enable Q0A half divide		Enable Q0A half divide. Setting this bit to Logic 1 adds 0.5 to the divide ratio programmed into the corresponding 32-bit Q0A divide ratio bit field.	0x0	R/W
		4	Enable Q0A pulse width control	0	Enable pulse width control mode. This bit controls whether the Q0A phase bit field adjusts the phase offset or the pulse width. The Q0A phase bit field controls the phase offset. The Q0A phase bit field controls the pulse width.	0x0	R/W
		3	Q0A phase slew mode	0	QOA phase slew mode. Lag only (always slows down frequency). The phase controller slews the phase in the direction that always reduces the output frequency.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
				1	Lead or lag (quickest is automatically calculated). The phase controller slews the phase in the direction requiring the fewest steps. This means the output frequency can increase or decrease during a stepwise phase adjustment sequence.		
		[2:0]	Maximum phase slew step		Maximum phase slew step. This 3-bit bit field controls the maximum allowable phase step while adjusting the phase in the Q0A divider. Each step occurs every output clock cycle.	0x0	R/W
				0	One input clock half-cycle. The phase slew step size is half of the Q divider input period.		
				1	Two input clock half-cycles. The maximum phase slew step size equals the Q divider input period.		
				10	11°. The maximum phase slew step size equals 1/32 (~11.25°) of the output clock period.		
				11	23°. The maximum phase slew step size equals 1/16 (~22.5°) of the output clock period.		
				100	45°. The maximum phase slew step size equals 1/8 (~45°) of the output clock period.		
				101	90°. The maximum phase slew step size equals 1/4 (~90°) of the output clock period.		
				110	180°. The maximum phase slew step size equals half (~180°) of the output clock period.		
				111	Maximum. The maximum phase slew step size equals the output clock period.		

DPLL TRANSLATION PROFILE 0.0 REGISTERS—REGISTER 0x1200 TO REGISTER 0x1217

Table 56. DPLL Translation Profile 0.0 Registers Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1200	Priority and enable	Reserved	i		1	Profile 0.0 select	ion priori	ty	Enable Profile 0.0	0x00	R/W
0x1201	Source	Res	erved			Profile	0.0 refere	ence source selection	on	0x00	R/W
0x1202	Zero delay feedback path	Res	erved			Internal/e	external z	ero delay feedback	path	0x00	R/W
0x1203	Feedback mode	Profile 0.0 loop filter base	Rese	rved	Р	rofile 0.0 tag mo	ode	Enable Profile 0.0 external zero delay	Enable Profile 0.0 hitless	0x00	R/W
0x1204	Loop bandwidth				Profile	0.0 loop bandw	/idth [7:0]	•		0x00	R/W
0x1205	Loop bandwidth				Profile	0.0 loop bandw	idth [15:8]		0x00	R/W
0x1206	Loop bandwidth				Profile (0.0 loop bandwi	dth [23:16	5]		0x00	R/W
0x1207	Loop bandwidth					0.0 loop bandwi	dth [31:24	4]		0x00	R/W
0x1208	Hitless feedback divider				Profile	0.0 hitless N-di	/ider [7:0]			0xA0	R/W
0x1209	Hitless feedback divider				Profile	0.0 hitless N-div	ider [15:8]		0x0F	R/W
0x120A	Hitless feedback divider				Profile (0.0 hitless N-divi	der [23:16	5]		0x00	R/W
0x120B	Hitless feedback divider				Profile (0.0 hitless N-divi	der [31:24	4]		0x00	R/W
0x120C	Buildout feedback divider				Profile (0.0 buildout N-d	ivider [7:0)]		0xA0	R/W
0x120D	Buildout feedback divider				Profile 0	0.0 buildout N-di	vider [15:	8]		0x0F	R/W
0x120E	Buildout feedback divider				Profile 0.	0 buildout N-div	/ider [23:1	16]		0x00	R/W

0x120F	Buildout feedback divider		Profile 0.0	buildout N-di	vider [31:24]	0x00	R/W		
0x1210	Buildout feedback fraction		Profile 0	0.0 buildout fra	action [7:0]	0x00	R/W		
0x1211	Buildout feedback fraction		Profile 0	.0 buildout fra	ction [15:8]	0x00	R/W		
0x1212	Buildout feedback fraction		Profile 0.	0 buildout frac	tion [23:16]	0x00	R/W		
0x1213	Buildout feedback modulus		Profile 0.0 buildout modulus [7:0]						
0x1214	Buildout feedback modulus		Profile 0.	0 buildout mo	dulus [15:8]	0x00	R/W		
0x1215	Buildout feedback modulus		Profile 0.0	buildout mod	dulus [23:16]	0x00	R/W		
0x1216	Fast lock		Reserved	Profi	le 0.0 fast acquisition excess bandwidth	0x00	R/W		
0x1217	Fast lock	Reserved	Profile 0.0 fast acquisition timeout	Reserved	Profile 0.0 fast acquisition lock settle time	0x00	R/W		

Table 57. DPLL Translation Profile 0.1 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1220 to		These	registers min	nic the DPLL	Translation F	rofile 0.0 reg	gisters (Regis	ter 0x1200 tl	hrough		R/W
0x1237		Register 0x	(1217), but th	ne register ad	ddresses are	offset by 0x0	0020. All defa	ult values ar	e identical.		

Table 58. DPLL Translation Profile 0.2 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1240 to		These	These registers mimic the DPLL Translation Profile 0.0 registers (Register 0x1200 through								
0x1257		Register 0x	(1217), but tl	he register ac	ddresses are	offset by 0x0	0020. All defa	ult values ar	e identical.		

Table 59. DPLL Translation Profile 0.3 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1260 to		These	registers mir	nic the DPLL	Translation I	Profile 0.0 reg	gisters (Regis	ter 0x1200 tl	hrough		R/W
0x1277		Register 0	x1217), but t	he register a	ddresses are	offset by 0x0	0020. All defa	ult values ar	e identical.		

Table 60. DPLL Translation Profile 0. 4 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1280 to		These	registers mir	nic the DPLL	Translation I	Profile 0.0 reg	gisters (Regis	ter 0x1200 tl	hrough		R/W
0x1297		Register 0:	x1217), but t	he register a	ddresses are	offset by 0x0	0020. All defa	ult values ar	e identical.		

Table 61. DPLL Translation Profile 0.5 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x12A0 to		These	registers min	nic the DPLL	Translation (Profile 0.0 reg	gisters (Regis	ter 0x1200 t	hrough		R/W
0x12B7		Register 0x	k1217), but tl	he register ac	ddresses are	offset by 0x0	0020. All defa	ault values ar	e identical.		

Table 62. DPLL Translation Profile 0.0 Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1200	Priority	[7:6]	Reserved		Reserved.	0x0	R
	and enable	[5:1]	Profile 0.0 selection priority		Profile 0 (Profile 0.0) selection priority. This 5-bit bit field contains the priority of the translation profile. This allows the user to assign different priorities to different reference inputs. 0x00 is the highest priority, and 0x1F is the lowest priority. The choice of priority level for a given translation profile is important. If the priority difference between the active profile, and a valid, but inactive higher priority profile is >7, the DPLL state machine alwayses switch to the higher priority profile.	0x0	R/W
					This is called revertive reference switching. Therefore, if revertive switching is desired, ensure that the higher priority profile has a priority that is at least 8 greater than a lower priority profile. If the difference between the priorities of the active profile and a valid, but inactive higher priority profile is 0 to 7, the DPLL state machine remains on the lower priority profile.		
		0	Enable Profile 0.0		This is called nonrevertive reference switching. Enable DPLL0 Profile 0.0. Setting this bit to Logic 1 enables DPLL0 Profile 0. If this bit is Logic 0, DPLL0 never uses this profile.	0x0	R/W
0x1201	Source	[7:5]	Reserved		Reserved.	0x0	R
0.001201	Source _	[4:0]	Profile 0.0 reference		Profile 0.0 reference source selection. This 5-bit bit field contains the input source of the translation profile.	0x0	R/W
			source	0	Reference A.		
			selection	1	Reference AA.		
				2	Reference B.		
				3	Reference BB.		
				5	Feedback from DPLL1.		
				8	Auxiliary NCO 0.		
				9	Auxiliary NCO 1.		
0x1202	Zero delay	[7:5]	Reserved		Reserved.	0x0	R
	feedback path	[4:0]	External zero delay feed- back path		Profile 0.0 external zero delay feedback path. This 5-bit bit field configures the Profile 0.0 feedback path in hitless external zero delay mode.	0x0	R/W
				0	Reference A. Select this mode if REFA is single-ended or in differential mode.		
				1	Reference AA.		
				2	Reference B. Select this mode if REFB is single-ended or in differential mode.		
		[4:0]	Internal zero delay feed- back path	3	Reference BB. Profile 0.0 internal zero delay feedback path. This 5-bit bit field configures the Profile 0.0 feedback path in hitless internal zero delay mode.	0x0	R/W
				0	OUTOAP. Select this mode if OUTOA is single-ended or in differential mode.		
				1	OUT0AN.		
				2	OUTOBP. Select this mode if OUTOB is single-ended or in differential mode.		
				3	OUT0BN.		
				4	OUTOCP. Select this mode if OUTOC is single-ended or in differential mode.		
				5	OUTOCN.		<u> </u>

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1203	Feedback mode	7	Profile 0.0 loop filter base	0	Profile 0.0 loop filter base coefficients. This bit controls the set of loop filter coefficients used for DPLL0 Profile 0. Nominal phase margin (~70°).	0x0	R/W
				1	High phase margin (~88.5°). Use this setting for applications that require no more than 0.1 dB of peaking in the DPLL closed-loop transfer function.		
		[6:5]	Reserved		Reserved.	0x0	R/W
		[4:2]	Profile 0.0 tag mode		Profile 0.0 tag mode. This 3-bit bit field configures the Profile 0.0 tag mode.	0x0	R/W
				0	Neither the reference nor feedback path contains tagged events.		
				1	Only the reference path is tagged.		
				2	Only the feedback path is tagged.		
				3	Both reference and feedback paths are tagged, but the untagged rates are unequal.		
				4	Both reference and feedback paths are tagged, and the untagged rates are equal.		
		1	Enable Profile 0.0 external zero delay		Enable DPLL0 Profile 0 external zero delay mode. Setting this bit to Logic 1 enables the DPLL0 Profile 0 external zero delay path for hitless mode.	0x0	R/W
		0	Enable Profile 0.0 hitless		Enable Profile 0.0 hitless operation.	0x0	R/W
				0	Selects the default phase buildout mode for DPLL0 Profile 0.		
				1	Enables hitless mode for DPLL0 Profile 0. Enable this bit for zero delay operation.		
0x1204	Loop bandwidth	[7:0]	Profile 0.0 loop bandwidth [7:0]		DPLL0 Profile 0 loop bandwidth. This 32-bit bit field is the DPLL loop bandwidth scaling factor. The default units for this bit field are microseconds (10 sec to 6 sec).	0x0	R/W
0x1205	Loop bandwidth	[7:0]	Profile 0.0 loop bandwidth [15:8]		DPLL0 Profile 0 loop bandwidth. This 32-bit bit field is the DPLL loop bandwidth scaling factor. The default units for this bit field are microseconds (10 sec to 6 sec).	0x0	R/W
0x1206	Loop bandwidth	[7:0]	Profile 0.0 loop bandwidth [23:16]		DPLL0 Profile 0 loop bandwidth. This 32-bit bit field is the DPLL loop bandwidth scaling factor. The default units for this bit field are microseconds (10 sec to 6 sec).	0x0	R/W
0x1207	Loop bandwidth	[7:0]	Profile 0.0 loop bandwidth [31:24]		DPLL0 Profile 0 loop bandwidth. This 32-bit bit field is the DPLL loop bandwidth scaling factor. The default units for this bit field are microseconds (10 sec to 6 sec).	0x0	R/W
0x1208	Hitless feedback divider	[7:0]	Profile 0.0 hitless N- divider [7:0]		Profile 0.0 feedback divider in hitless mode. This 32-bit bit field is the DPLL0 feedback divide ratio while DPLL0 is in hitless mode. The feedback divide ratio is the value stored in this bit field plus one.	0xA0	R/W
0x1209	Hitless feedback divider	[7:0]	Profile 0.0 hitless N- divider [15:8]		Profile 0.0 feedback divider in hitless mode. This 32-bit bit field is the DPLL0 feedback divide ratio while DPLL0 is in hitless mode. The feedback divide ratio is the value stored in this bit field plus one.	0xF	R/W
0x120A	Hitless feedback divider	[7:0]	Profile 0.0 hitless N- divider [23:16]		Profile 0.0 feedback divider in hitless mode. This 32-bit bit field is the DPLL0 feedback divide ratio while DPLL0 is in hitless mode. The feedback divide ratio is the value stored in this bit field plus one.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x120B	Hitless feedback divider	[7:0]	Profile 0.0 hitless N- divider [31:24]		Profile 0.0 feedback divider in hitless mode. This 32-bit bit field is the DPLL0 feedback divide ratio while DPLL0 is in hitless mode. The feedback divide ratio is the value stored in this bit field plus one.	0x0	R/W
0x120C	Buildout feedback divider	[7:0]	Profile 0.0 buildout N- divider [7:0]		DPLLO Profile 0 buildout N-divide ratio. This 32-bit bit field is the integer portion of the DPLL feedback divide ratio while DPLL0 is in phase buildout mode. It is also referred to as the N-divider in the data sheet.	0xA0	R/W
0x120D	Buildout feedback divider	[7:0]	Profile 0.0 buildout N- divider [15:8]		DPLLO Profile 0 buildout N-divide ratio. This 32-bit bit field is the integer portion of the DPLL feedback divide ratio while DPLL0 is in phase buildout mode. It is also referred to as the N-divider in the data sheet.	0xF	R/W
0x120E	Buildout feedback divider	[7:0]	Profile 0.0 buildout N- divider [23:16]		DPLLO Profile 0 buildout N-divide ratio. This 32-bit bit field is the integer portion of the DPLL feedback divide ratio while DPLL0 is in phase buildout mode. It is also referred to as the N-divider in the data sheet.	0x0	R/W
0x120F	Buildout feedback divider	[7:0]	Profile 0.0 buildout N- divider [31:24]		DPLL0 Profile 0 buildout N-divide ratio. This 32-bit bit field is the integer portion of the DPLL feedback divide ratio while DPLL0 is in phase buildout mode. It is also referred to as the N-divider in the data sheet.	0x0	R/W
0x1210	Buildout feedback fraction	[7:0]	Profile 0.0 buildout fraction [7:0]		DPLLO Profile 0 feedback divider fraction in buildout mode. This 24-bit bit field is the numerator of the DPLL fractional feedback divider while DPLL0 is in phase buildout mode. It is also referred to as FRAC in the data sheet.	0x0	R/W
0x1211	Buildout feedback fraction	[7:0]	Profile 0.0 buildout fraction [15:8]		DPLL0 Profile 0 feedback divider fraction in buildout mode. This 24-bit bit field is the numerator of the DPLL fractional feedback divider while DPLL0 is in phase buildout mode. It is also referred to as FRAC in the data sheet.	0x0	R/W
0x1212	Buildout feedback fraction	[7:0]	Profile 0.0 buildout fraction [23:16]		DPLLO Profile 0 feedback divider fraction in buildout mode. This 24-bit bit field is the numerator of the DPLL fractional feedback divider while DPLL0 is in phase buildout mode. It is also referred to as FRAC in the data sheet.	0x0	R/W
0x1213	Buildout feedback modulus	[7:0]	Profile 0.0 buildout modulus [7:0]		DPLLO Profile 0 feedback divider modulus in buildout mode. This 24-bit bit field is the denominator of the DPLL fractional feedback divider while DPLL0 is in phase buildout mode. It is also referred to as MOD in the data sheet.	0x0	R/W
0x1214	Buildout feedback modulus	[7:0]	Profile 0.0 buildout modulus [15:8]		DPLL0 Profile 0 feedback divider modulus in buildout mode. This 24-bit bit field is the denominator of the DPLL fractional feedback divider while DPLL0 is in phase buildout mode. It is also referred to as MOD in the data sheet.	0x0	R/W
0x1215	Buildout feedback modulus	[7:0]	Profile 0.0 buildout modulus [23:16]		DPLL0 Profile 0 feedback divider modulus in buildout mode. This 24-bit bit field is the denominator of the DPLL fractional feedback divider while DPLL0 is in phase buildout mode. It is also referred to as MOD in the data sheet.	0x0	R/W
0x1216	Fast lock	[7:4]	Reserved		Reserved.	0x0	R
		[3:0]	Profile 0.0 fast acquisition excess bandwidth		DPLL0 Profile 0 fast acquisition excess bandwidth. This 4-bit bit field controls the DPLL0 loop bandwidth scaling factor (relative to the programmed DPLL loop bandwidth) while in fast acquisition mode. The DPLL automatically reduces the loop bandwidth by successive factors of 2 while the loop is acquiring. Setting this bit field to 0000b disables the feature.	0x0	R/W
				0 1 10	Feature disabled. 2×. The initial loop bandwidth is 2× the programmed value. 4×. The initial loop bandwidth is 4× the programmed value.		
				11 100 101	8x. The initial loop bandwidth is 8x the programmed value. 16x. The initial loop bandwidth is 16x the programmed value. 32x. The initial loop bandwidth is 32x the programmed value.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
				111	128×. The initial loop bandwidth is 128× the		
					programmed value.		
				1000	256×. The initial loop bandwidth is 256× the		
				4004	programmed value.		
				1001	512×. The initial loop bandwidth is 512× the programmed value.		
				1010	1024×. The initial loop bandwidth is 1024× the		
				1010	programmed value.		
0x1217	Fast lock	7	Reserved		Reserved.	0x0	R
0,7.1.2.7	. ast is an	[6:4]	Profile 0.0 fast		DPLL0 Profile 0 fast acquisition timeout. This 3-bit bit field	0x0	R/W
		[0.1]	acquisition		controls the maximum amount of time that DPLL0 waits to	OX.	1000
			timeout		achieve phase lock (without chatter) before reducing the		
					loop bandwidth by a factor of two while in fast acquisition		
					mode. This feature prevents the fast acquisition algorithm		
					from stalling in the event that lock is not achieved during the fast acquisition process.		
				0	1 ms.		
				1	10 ms.		
				10	50 ms.		
				11	100 ms.		
				100	500 ms.		
				101	1 sec.		
				110	10 sec.		
				111	50 sec.		
		3	Reserved		Reserved.	0x0	R
		[2:0]	Profile 0.0 fast		DPLL0 Profile 0 fast acquisition lock settle time. This 3-bit bit	0x0	R/W
			acquisition		field controls how long DPLL0 must wait after achieving		
			lock settle		phase lock (without chatter) before reducing the loop		
			time		bandwidth by a factor of 2 while in fast acquisition mode. If the lock detector chatters, this timer is reset.		
				0	1 ms.		
				1	10 ms.		
				10	50 ms.		
				11	100 ms.		
				100	500 ms.		
				101	1 sec.		
				110	10 sec.		
				111	50 sec.		
				111	50 sec.		

DPLL CHANNEL 1 REGISTERS—REGISTER 0x1400 TO REGISTER 0x142A

Table 63. DPLL Channel 1 Registers Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1400	Freerun tuning word		•		DPLL1 fi	reerun tuning	word [7:0]			0x00	R/W
0x1401	Freerun tuning word				DPLL1 fr	eerun tuning	word [15:8]			0x00	R/W
0x1402	Freerun tuning word				DPLL1 fre	erun tuning v	word [23:16]			0x00	R/W
0x1403	Freerun tuning word				DPLL1 fre	erun tuning v	word [31:24]			0x00	R/W
0x1404	Freerun tuning word				DPLL1 fre	erun tuning v	word [39:32]			0x00	R/W
0x1405	Freerun tuning word	Rese	rved		DF	PLL1 freerun t	uning word [45:	40]		0x00	R/W
0x1406	Tuning word clamp				DPLL1 freerun	tuning word	offset clamp [7:0)]		0xFF	R/W
0x1407	Tuning word clamp				DPLL1 freerun	tuning word o	offset clamp [15:	8]		0xFF	R/W
0x1408	Tuning word clamp				DPLL1 freerun t	uning word o	ffset clamp [23:1	6]		0xFF	R/W
0x1409	NCO gain			Reserved			DPLL1 NCO g	ain filter bandwid	th	0x00	R/W
0x140A	History accumulation timer		DPLL1 history accumulation timer [7:0]						0x0A	R/W	

Reg.	Name	Bit 7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x140B	History		•	DPLL1 histo	ry accumulati	on timer [15:8]	•	П	0x00	R/W
0x140C	accumulation timer History			DPLL1 histor	y accumulatio	on timer [23:16]			0x00	R/W
	accumulation timer									
0x140D	History accumulation timer		Reserved		D	PLL1 history acc	cumulation timer [[27:24]	0x00	R/W
0x140E	History accumulation timer	Reserved	DPLL1 delay history while not phase slew limiting	DPLL1 delay history frequency lock	DPLL1 delay history phase lock	DPLL1 quick start history	DPLL1 single sample history	DPLL1 persistent history	0x38	R/W
0x140F	History accumulation timer		Rese	rved		DPLL1 pause history while phase slew limiting	DPLL1 pause history frequency unlock	DPLL1 pause history phase unlock	0x00	R/W
0x1410	History accumulation hold off			DPLL	1 history hold	off time		•	0x00	R/W
0x1411	Phase slew limit			DPLL1 p	hase slew lim	it rate [7:0]			0x00	R/W
0x1412	Phase slew limit			·	hase slew limi				0x00	R/W
0x1413	Phase slew limit				ase slew limit				0x00	R/W
0x1414	Phase slew limit			•	ase slew limit				0x06	R/W
0x1415	Phase offset				L1 phase offs				0x00	R/W
0x1416	Phase offset				_1 phase offse				0x00	R/W
0x1417	Phase offset				1 phase offset				0x00	R/W
0x1418	Phase offset				1 phase offset				0x00	R/W
0x1419	Phase offset				1 phase offse				0x00	R/W
0x141A	Phase temperature compensation polynomial		DPLL	.1 phase tempera	ture compens	sation C₁ signific	and [7:0]		0x00	R/W
0x141B	Phase temperature compensation polynomial		DPLL	1 phase temperat	ure compens	ation C ₁ signific	and [15:8]		0x00	R/W
0x141C	Phase temperature compensation polynomial		D	PLL1 phase temp	erature comp	ensation C₁ exp	onent		0x00	R/W
0x141D	Phase temperature compensation polynomial		DPLL	.1 Phase tempera	ture compens	sation C ₂ signific	and [7:0]		0x00	R/W
0x141E	Phase temperature compensation polynomial		DPLL	1 phase temperat	ure compens	ation C ₂ signific	and [15:8]		0x00	R/W
0x141F	Phase temperature compensation polynomial		D	PLL1 phase temp	erature comp	ensation C₂ exp	onent		0x00	R/W
0x1420	Phase temperature compensation polynomial		DPLL	.1 phase tempera	ture compens	sation C₃ signific	and [7:0]		0x00	R/W
0x1421	Phase temperature compensation polynomial		DPLL	1 phase temperat	ure compens	ation C₃ signific	and [15:8]		0x00	R/W
0x1422	Phase temperature compensation polynomial		D	PLL1 phase temp	erature comp	ensation C₃ exp	onent		0x00	R/W
0x1423	Phase temperature compensation polynomial		DPLL	.1 phase tempera	ture compens	sation C4 signific	and [7:0]		0x00	R/W
0x1424	Phase temperature compensation polynomial		DPLL	1 phase temperat	ure compens	ation C4 signific	and [15:8]		0x00	R/W
0x1425	Phase temperature compensation polynomial		Di	PLL1 phase temp	erature comp	ensation C ₄ exp	onent		0x00	R/W
0x1426	Phase temperature compensation polynomial		DPLL	.1 phase tempera	ture compens	sation C₅ signifid	and [7:0]		0x00	R/W

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1427	Phase temperature compensation polynomial		DPLL1 phase temperature compensation C₅ significand [15:8]							0x00	R/W
0x1428	Phase temperature compensation polynomial			DF	PLL1 phase tempo	erature comp	ensation C₅ exp	onent		0x00	R/W
0x1429	Phase adjust filter bandwidth			Rese	rved		DPLL1 phase	temperature com bandwidth	pensation filter	0x00	R/W
0x142A	Inactive profile			Rese	rved		DPL	L1 inactive profile	index	0x00	R/W

Table 64. DPLL Channel 1 Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1400	Freerun tuning word	[7:0]	DPLL1 freerun tuning word [7:0]		DPLL1 freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLL1 while it is in freerun mode.	0x0	R/W
0x1401	Freerun tuning word	[7:0]	DPLL1 freerun tuning word [15:8]		DPLL1 freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLL1 while it is in freerun mode.	0x0	R/W
0x1402	Freerun tuning word	[7:0]	DPLL1 freerun tuning word [23:16]		DPLL1 freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLL1 while it is in freerun mode.	0x0	R/W
0x1403	Freerun tuning word	[7:0]	DPLL1 freerun tuning word [31:24]		DPLL1 freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLL1 while it is in freerun mode.	0x0	R/W
0x1404	Freerun tuning word	[7:0]	DPLL1 freerun tuning word [39:32]		DPLL1 freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLL1 while it is in freerun mode.	0x0	R/W
0x1405	Freerun	[7:6]	Reserved		Reserved.	0x0	R
	tuning word	[5:0]	DPLL1 freerun tuning word [45:40]		DPLL1 freerun tuning word. This 46-bit bit field is the frequency tuning word used by DPLL1 while it is in freerun mode.	0x0	R/W
0x1406	Tuning word clamp	[7:0]	DPLL1 freerun tuning word offset clamp [7:0]		DPLL1 freerun tuning word offset clamp. This 24-bit bit field sets the DPLL1 tuning word offset clamp, f_{CLAMP} . The formula is $f_{CLAMP} = DPLL1$ freerun tuning word offset clamp \times ($f_s/2^{36}$), where f_s is the system clock frequency.	0xFF	R/W
0x1407	Tuning word clamp	[7:0]	DPLL1 freerun tuning word offset clamp [15:8]		DPLL1 freerun tuning word offset clamp. This 24-bit bit field sets the DPLL1 tuning word offset clamp, f_{CLAMP} . The formula is $f_{CLAMP} = DPLL1$ freerun tuning word offset clamp \times ($f_s/2^{36}$), where f_s is the system clock frequency.	0xFF	R/W
0x1408	Tuning word clamp	[7:0]	DPLL1 freerun tuning word offset clamp [23:16]		DPLL1 freerun tuning word offset clamp. This 24-bit bit field sets the DPLL1 tuning word offset clamp, f_{CLAMP} . The formula is $f_{CLAMP} = DPLL1$ freerun tuning word offset clamp \times ($f_{S}/2^{36}$), where f_{S} is the system clock frequency.	0xFF	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1409	NCO gain	[7:4]	Reserved		Reserved.	0x0	R/W
		[3:0]	DPLL1 NCO gain filter bandwidth		DPLL1 NCO gain freerun tuning word filter bandwidth. This 4-bit bit field controls the low-pass filter –3 dB cutoff frequency of the DPLL1 NCO.	0x0	R/W
				0x0	250 kHz (maximum).		
				0x1	120 kHz.		
				0x2	62 kHz.		
				0x3	31 kHz.		
				0x4	16 kHz.		
				0x5	7.8 kHz.		
				0x6	3.9 kHz.		
				0x7	1.9 kHz.		
				0x8	970 Hz.		
				0x9	490 Hz.		
				0xa	240 Hz.		
				0xb	120 Hz.		
				0хс	61 Hz.		
				0xd	30 Hz.		
				0xe	15 Hz.		
				0xf	7.6 Hz (minimum).		
0x140A	History accumulation timer	[7:0]	DPLL1 history accumulation timer [7:0]		DPLL1 history accumulation timer. This 28-bit bit field is the duration of the averaging period (in milliseconds) and calculates the holdover tuning word value. It is referred to as that in the data sheet. The allowable range is 1 ms to 268,435.455 sec (approximately 74.5 hours), and behavior is undefined for a timer value of 0x0000.	0xA	R/W
0x140B	History accumulation timer	[7:0]	DPLL1 history accumulation timer [15:8]		DPLL1 history accumulation timer. This 28-bit bit field is the duration of the averaging period (in milliseconds) and calculates the holdover tuning word value. It is referred to as that in the data sheet. The allowable range is 1 ms to 268,435.455 sec (approximately 74.5 hours), and behavior is undefined for a timer value of 0x0000.	0x0	R/W
0x140C	History accumulation timer	[7:0]	DPLL1 history accumulation timer [23:16]		DPLL1 history accumulation timer. This 28-bit bit field is the duration of the averaging period (in milliseconds) and calculates the holdover tuning word value. It is referred to as t _{HAT} in the data sheet. The allowable range is 1 ms to 268,435.455 sec (approximately 74.5 hours), and behavior is undefined for a timer value of 0x0000.	0x0	R/W
0x140D	History	[7:4]	Reserved		Reserved.	0x0	R
	accumulation timer	[3:0]	DPLL1 history accumulation timer [27:24]		DPLL1 history accumulation timer. This 28-bit bit field is the duration of the averaging period (in milliseconds) and calculates the holdover tuning word value. It is referred to as t _{HAT} in the data sheet. The allowable range is 1 ms to 268,435.455 sec (approximately 74.5 hours), and behavior is undefined for a timer value of 0x0000.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x140E	History	[7:6]	Reserved		Reserved.	0x0	R
	accumulation timer	5	DPLL1 delay history while not phase slew limiting		DPLL1 delay history while not phase slew limiting. Setting this bit to Logic 1 delays the tuning word history averaging during acquisition until the DPLL1 phase slew limiter is inactive. At that point, the tuning word averaging is further delayed by the value in the DPLL1 history hold off time. This bit is intended to ensure that holdover history accumulation begins only when the DPLL is fully settled. When this bit is Logic 0, the history averaging is not contingent on the state of the phase slew limiter.	0x1	R/W
		4	DPLL1 delay history frequency lock		DPLL1 delay history until frequency lock. Setting this bit to Logic 1 delays the tuning word history averaging during acquisition until the DPLL1 is frequency locked. At that point, the tuning word averaging is further delayed by the value in the DPLL1 history hold off time. This bit is intended to ensure that holdover history accumulation begins only when the DPLL is fully settled. When this bit is Logic 0, the history averaging is not contingent on the state of the frequency lock detector.	0x1	R/W
		3	DPLL1 delay history phase lock		DPLL1 delay history until phase lock. Setting this bit to Logic 1 delays the tuning word history averaging during acquisition until the DPLL1 is phase locked. At that point, the tuning word averaging is further delayed by the value in the DPLL1 history hold off time. This bit is intended to ensure that holdover history averaging begins only when the DPLL is fully settled. When this bit is Logic 0, the history averaging is not contingent on the state of the phase lock detector.	0x1	R/W
		2	DPLL1 quick start history		DPLL1 quick start history. Setting this bit to Logic 1 allows the DPLL1 tuning word history to be available in 1/4 of the time specified in the DPLL1 history accumulation timer. This bit is intended to ensure that there is sufficient holdover history in cases where the DPLL has been locked to a reference for a short period.	0x0	R/W
		1	DPLL1 single sample history		DPLL1 single sample history. Setting this bit to Logic 1 allows DPLL1 to use the most recent tuning word for holdover in the event that the tuning word history is not available. This bit can be used in conjunction with the quick start history bit in this register. his bit is intended to ensure that there is a minimal holdover history available in cases where the DPLL has been locked to a reference for a short period.	0x0	R/W
		0	DPLL1 persistent history		DPLL1 persistent history. Setting this bit to Logic 1 allows the DPLL1 tuning word history to not be reset if there is an interruption in the tuning word averaging. This bit is intended to ensure that there is sufficient holdover history in cases where the DPLL has been locked to a reference for a short period. When this bit is Logic 0, the history accumulation resets when the DPLL exits holdover and reacquires.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x140F	History	[7:3]	Reserved		Reserved.	0x0	R
	accumulation timer	2	DPLL1 pause history while phase slew limiting		DPLL1 pause history while phase slew limiting. Setting this bit to Logic 1 pauses the tuning word history averaging when DPLL1 is phase slewing. The tuning word history is reset when the DPLL regains phase lock if the persistent history bit is Logic 0. This bit is intended to ensure that tuning word history averaging occurs only when the DPLL is fully settled. When this bit is Logic 0, the history averaging occurs regardless of phase slewing.	0x0	R/W
		1	DPLL1 pause history frequency unlock		DPLL1 pause history while frequency unlock. Setting this bit to Logic 1 pauses the holdover tuning word history averaging when DPLL1 is frequency unlocked. The holdover history is reset when the DPLL regains frequency lock if the persistent history bit is Logic 0. This bit is intended to ensure that holdover history averaging occurs only when the DPLL is fully settled. When this bit is Logic 0, the history averaging occurs regardless of frequency lock status.	0x0	R/W
		0	DPLL1 pause history phase unlock		DPLL1 pause history while phase unlock. Setting this bit to Logic 1 pauses the holdover tuning word history averaging when DPLL1 phase slew limiter is active. The holdover history is reset when the DPLL is no longer phase slew limited if the Persistent History bit is Logic 0. This bit is intended to ensure that holdover history averaging occurs only when the DPLL is fully settled. When this bit is Logic 0, the history averaging occurs regardless of phase lock status.	0x0	R/W
0x1410	History accumulation hold off	[7:0]	DPLL1 history hold off time		DPLL1 history hold off time. This 8-bit bit field is the amount of time (in milliseconds) that the DPLL tuning word history accumulation is delayed. Hold off is disabled if this bit field is 0x00.	0x0	R/W
0x1411	Phase slew limit	[7:0]	DPLL1 phase slew limit rate [7:0]		DPLL1 phase slew limit rate. This 28-bit bit field is the DPLL1 phase slew limit rate (in picoseconds/second). It is referred to as topst in the data sheet.	0x0	R/W
0x1412	Phase slew limit	[7:0]	DPLL1 phase slew limit rate [15:8]		DPLL1 phase slew limit rate. This 28-bit bit field is the DPLL1 phase slew limit rate (in picoseconds/second). It is referred to as t _{OFST} in the data sheet.	0x0	R/W
0x1413	Phase slew limit	[7:0]	DPLL1 phase slew limit rate [23:16]		DPLL1 phase slew limit rate. This 28-bit bit field is the DPLL1 phase slew limit rate (in picoseconds/second). It is referred to as tofst in the data sheet.	0x0	R/W
0x1414	Phase slew limit	[7:0]	DPLL1 phase slew limit rate [31:24]		DPLL1 phase slew limit rate. This 28-bit bit field is the DPLL1 phase slew limit rate (in picoseconds/second). It is referred to as topst in the data sheet.	0x6	R/W
0x1415	Phase offset	[7:0]	DPLL1 phase offset [7:0]		DPLL1 closed-loop phase offset. This signed, 40-bit bit field is the DPLL1 closed-loop phase offset (in picoseconds). It is referred to as t _{OFST} in the data sheet.	0x0	R/W
0x1416	Phase offset	[7:0]	DPLL1 phase offset [15:8]		DPLL1 closed-loop phase offset. This signed, 40-bit bit field is the DPLL1 closed-loop phase offset (in picoseconds). It is referred to as topst in the data sheet	0x0	R/W
0x1417	Phase offset	[7:0]	DPLL1 phase offset [23:16]		DPLL1 closed-loop phase offset. This signed, 40-bit bit field is the DPLL1 closed-loop phase offset (in picoseconds). It is referred to as t_{OFST} in the data sheet	0x0	R/W
0x1418	Phase offset	[7:0]	DPLL1 phase offset [31:24]		DPLL1 closed-loop phase offset. This signed, 40-bit bit field is the DPLL1 closed-loop phase offset (in picoseconds). It is referred to as topst in the data sheet	0x0	R/W
0x1419	Phase offset	[7:0]	DPLL1 phase offset [39:32]		DPLL1 closed-loop phase offset. This signed, 40-bit bit field is the DPLL1 closed-loop phase offset (in picoseconds). It is referred to as tofst in the data sheet	0x0	R/W
0x141A	Phase temperature compensation polynomial	[7:0]	DPLL1 phase temperature compensation C ₁ significand [7:0]		DPLL1 temperature compensation C_1 significand. This 10-bit bit field is the significand for the C_1 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x141B	Phase temperature compensation polynomial	[7:0]	DPLL1 phase temperature compensation C ₁ significand [15:8]		DPLL1 temperature compensation C_1 significand. This 10-bit bit field is the significand for the C_1 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x141C	Phase temperature compensation polynomial		DPLL1 phase temperature compensation C ₁ exponent		DPLL1 temperature compensation C_1 exponent. This 6-bit bit field is the exponent for the C_1 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x141D	Phase temperature compensation polynomial		DPLL1 phase temperature compensation C ₂ significand [7:0]		DPLL1 temperature compensation C_2 significand. This 10-bit bit field is the significand for the C_2 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x141E	Phase temperature compensation polynomial	[7:0]	DPLL1 phase temperature compensation C ₂ significand [15:8]		DPLL1 temperature compensation C_2 significand. This 10-bit bit field is the significand for the C_2 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x141F	Phase temperature compensation polynomial		DPLL1 phase temperature compensation C ₂ exponent		DPLL1 temperature compensation C_2 exponent. This 6-bit bit field is the exponent for the C_2 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x1420	Phase temperature compensation polynomial	[7:0]	DPLL1 phase temperature compensation C ₃ significand [7:0]		DPLL1 temperature compensation C_3 significand. This 10-bit bit field is the significand for the C_3 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x1421	Phase temperature compensation polynomial	[7:0]	DPLL1 phase temperature compensation C ₃ significand [15:8]		DPLL1 temperature compensation C_3 significand. This 10-bit bit field is the significand for the C_3 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x1422	Phase temperature compensation polynomial		DPLL1 phase temperature compensation C ₃ exponent		DPLL1 temperature compensation C_3 exponent. This 6-bit bit field is the exponent for the C_3 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x1423	Phase temperature compensation polynomial	[7:0]	DPLL1 phase temperature compensation C ₄ significand [7:0]		DPLL1 temperature compensation C_4 significand. This 10-bit bit field is the significand for the C_4 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x1424	Phase temperature compensation polynomial	[7:0]	DPLL1 phase temperature compensation C ₄ significand [15:8]		DPLL1 temperature compensation C_4 significand. This 10-bit bit field is the significand for the C_4 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x1425	Phase temperature compensation polynomial		DPLL1 phase temperature compensation C ₄ exponent		DPLL1 temperature compensation C ₄ exponent. This 6-bit bit field is the exponent for the C ₄ coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x1426	Phase temperature compensation polynomial	[7:0]	DPLL1 phase temperature compensation C₅ significand [7:0]		DPLL1 temperature compensation C_5 significand. This 10-bit bit field is the significand for the C_5 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x1427	Phase temperature compensation polynomial	[7:0]			DPLL1 temperature compensation C_5 significand. This 10-bit bit field is the significand for the C_5 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W
0x1428	Phase temperature compensation polynomial	[7:0]	_		DPLL1 temperature compensation C_5 exponent. This 6-bit bit field is the exponent for the C_5 coefficient of the DPLL1 temperature compensation polynomial.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1429	Phase adjust	[7:3]	Reserved		Reserved.	0x0	R
	filter bandwidth	[2:0]	temperature compensation		DPLL1 temperature compensation low-pass filter bandwidth. This 3-bit bit field controls the low-pass filter –3 dB cutoff frequency of the DPLL1 delay compensation block.	0x0	R/W
			filter bandwidth	0x0	240 Hz (maximum).		
				0x1	120 Hz.		
				0x2	60 Hz.		
				0x3	30 Hz.		
				0x4	15 Hz.		
				0x5	7.6 Hz.		
				0x6	3.8 Hz.		
				0x7	1.9 Hz (minimum).		
0x142A	Inactive	[7:3]	Reserved		Reserved.	0x0	R
	, cı	[2:0]	DPLL1 inactive profile index		DPLL1 inactive profile index. The inactive profile index is used while DPLL1 is in holdover to retain the exact DPLL configuration, including the desired input/output phase relationship.	0x0	R/W

DISTRIBUTION GENERAL 1 REGISTERS—REGISTER 0x14C0 TO REGISTER 0x14DC

Table 65. Distribution General 1 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x14C0	Modulation step			•	Modulation	step [7:0]				0x00	R/W
0x14C1	Modulation step		Q1A modulation counter [15:8] Q1A modulation counter [23:16] Reserved Q1A modulation counter [27:24] Q1B modulation counter [7:0] Q1B modulation counter [15:8] Q1B modulation counter [23:16] Q1B modulation counter [23:16] Reserved Q1B modulation counter [27:24] Q1B modulation counter [27:24] Reserved Reserved Enable Q1A Enable Q1A Q1A Enable								R/W
0x14C2	Modulation counter A			Q	1A modulation	counter [7:0]				0x00	R/W
0x14C3	Modulation counter A			Q [*]	1A modulation	counter [15:8]				0x00	R/W
0x14C4	Modulation counter A			Q1	A modulation of	counter [23:16]				0x00	R/W
0x14C5	Modulation counter A		Rese	erved		Q1	A modulation of	counter [27:24	4]	0x00	R/W
0x14C6	Modulation counter B			Q	1B modulation	counter [7:0]				0x00	R/W
0x14C7	Modulation counter B			Q.	1B modulation	counter [15:8]				0x00	R/W
0x14C8	Modulation counter B									0x00	R/W
0x14C9	Modulation counter B		Reserved Q1B modulation counter [27:24]						0x00	R/W	
0x14CE	FB clock sync edge			Rese	erved				,	0x00	R/W
0x14CF	Modulator A settings		Rese	erved		Enable Q1A N-shot modulator	Enable Q1A single-pulse modulator	Q1A modulator polarity	Enable Q1A modulator	0x00	R/W
0x14D0	Modulator B settings		Rese	erved		Enable Q1B N-shot modulator	Enable Q1B single-pulse modulator	Q1B modulator polarity	Enable Q1B modulator	0x00	R/W
0x14D2	N-shot gaps				N-shot	gap				0x00	R/W
0x14D3	N-shot request	Reserved	N-shot request mode			N-sho	ot			0x00	R/W
0x14D4	N-shot enable	Enable PRBS Q1BB	Enable Q1BB N- shot	Enable PRBS Q1B	Enable Q1B N-shot	Enable PRBS Q0AA	Enable Q1AA N- shot	Enable PRBS Q1A	Enable Q1A N-shot	0x00	R/W
0x14D6	N-shot retime			•	Reserved			•	Enable N-shot retime	0x00	R/W

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x14D7	Driver A configuration	Rese	rved	Bypass mute retiming Channel A	OUT1A dr	iver mode	OUT1A drive	er current	Enable OUT1A HCSL	0x01	R/W
0x14D8	Driver B configuration	Rese	rved	Bypass mute retiming Channel B	OUT1B dr	ver mode	OUT1B drive	er current	Enable OUT1B HCSL	0x01	R/W
0x14DA	Secondary clock path			Reserved			Enable SYSCLK Q0B	Enable SYSCLK Q0A	Enable SYSCLK Sync Mask	0x00	R/W
0x14DB	Sync control			Reserved			Enable DPLL0 reference sync	Autosy	nc mode	0x00	R/W
0x14DC	Automute control	Mask OUTOCC autounmute	Mask OUTOC autounmute	Mask OUT1BB autounmute	Mask OUT1B autounmute	Mask OUT1AA autounmute	Mask OUT1A autounmute		itounmute ode	0x00	R/W

Table 66. Distribution General 1 Register Details

Addr.	Name	Bits	Bit Name Set	ttings	Description	Reset	Access
0x14C0	Modulation step	[7:0]	Modulation step [7:0]		Modulation step. This 16-bit bit field controls the duty cycle step, which is the duty cycle deviation of a modulation event. The unit is the number of distribution clock half cycles.	0x0	R/W
0x14C1	Modulation step	[7:0]	Modulation step [15:8]		Modulation step. This 16-bit bit field controls the duty cycle step, which is the duty cycle deviation of a modulation event. The unit is the number of distribution clock half cycles.	0x0	R/W
0x14C2	Modulation Counter A	[7:0]	Q1A modulation counter [7:0]		Q1A modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x14C3	Modulation Counter A	[7:0]	Q1A modulation counter [15:8]		Q1A modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x14C4	Modulation Counter A	[7:0]	Q1A modulation counter [23:16]		Q1A modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x14C5	Modulation	[7:4]	Reserved		Reserved.	0x0	R
	Counter A	[3:0]	Q1A modulation counter [27:24]		Q1A modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x14C6	Modulation Counter B	[7:0]	Q1B modulation counter [7:0]		Q1B modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x14C7	Modulation Counter B	[7:0]	Q1B modulation counter [15:8]		Q1B modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x14C8	Modulation Counter B	[7:0]	Q1B modulation counter [23:16]		Q1B modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x14C9	Modulation	[7:4]	Reserved		Reserved.	0x0	R
	Counter B	[3:0]	Q1B modulation counter [27:24]		Q1B modulation counter. This bit field sets the embedded clock frequency by controlling the count between modulation events on the modulation enabled dividers. The unit is Q divider cycles.	0x0	R/W
0x14CE	Feedback	[7:2]	Reserved		Reserved.	0x0	R
	clock sync edge	[1:0]	Feedback divider sync edge		Feedback divider sync edge. This bit field is only used when embedded output clock modulation is turned on, and allows the user to delay the synchronization edge (relative to the modulation base edge) of the feedback divider. Allowable values (in decimal) are 0, 1, 2, or 3 clock edges.	0x0	R/W
0x14CF	Modulator A	[7:4]	Reserved		Reserved.	0x0	R
	settings	3	Enable Q1A N-shot modulator		Enable Q1A modulator N-shot. Setting this bit to Logic 1 enables the embedded clock modulator controller to use the N-shot request signal to trigger five modulation events when N-shot request mode bit is Logic 0 (edge triggered) or continuously when the N-shot request mode bit is Logic 1 (level sensitive).	0x0	R/W
		2	Enable Q1A		Single-pulse modulation.	0x0	R/W
			single-pulse		Logic 0: dc balanced duty cycle modulation.		
			modulation		Logic 1: single-pulse modulation.		
		1	Q1A modulation polarity		Modulation polarity. This bit sets the type of (duty cycle) modulation event. Logic 0: low/high or low (single-pulse modulation). Logic 1: high/low or high (single-pulse modulation).	0x0	R/W
		0	Enable Q1A modulator		Enable embedded clock modulator. Setting this bit to Logic 1 enables the embedded clock (pulse width/duty cycle) modulation.	0x0	R/W
0x14D0	Modulator B	[7:4]	Reserved		Reserved.	0x0	R
	settings	3	Enable Q1B N-shot modulator		Enable Q1B modulator N-shot. Setting this bit to Logic 1 enables the embedded clock modulator controller to use the N-shot request signal to trigger five modulation events when N-shot request mode bit is Logic 0 (edge triggered) or continuously when the N-shot request mode bit is Logic 1 (level sensitive).	0x0	R/W
		2	Enable Q1B		Single-pulse modulation.	0x0	R/W
			single-pulse		Logic 0: dc balanced duty cycle modulation.		
			modulation		Logic 1: single-pulse modulation.		
		1	Q1B modulation polarity		Modulation polarity. This bit sets the type of (duty cycle) modulation event. Logic 0: low/high or low (single-pulse modulation).	0x0	R/W
					Logic 1: high/low or high (single-pulse modulation).		
		0	Enable Q1B modulator		Enable embedded clock modulator. Setting this bit to Logic 1 enables the embedded clock (pulse width/duty cycle) modulator.	0x0	R/W
0x14D2	N-shot gaps	[7:0]	N-shot gap		N-shot gap. This unsigned, 8-bit bit field contains the length (measured in Q divider output cycles) of the gap in a JESD204B	0x0	R/W
0x14D3	N-shot	7	Reserved		N-shot pattern generation. Reserved.	0x0	R
UX 14U3	request	7	N-shot		Channel 0 N-shot request mode.	0x0	R/W
			request mode		Logic 0: the N-shot generators operate in burst mode, and the rising edge of the trigger signal initiates the burst.	UAU .	11/ VV
					Logic 1: the N-shot generators operate in period gapped mode. In this mode, N-shot bursts occur as long as the trigger is in a Logic 1 state; for this reason, it is referred to as a level sensitive trigger mode.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		[5:0]	N-shot		Number of clock pulses in an N-shot burst. This unsigned, 6-bit bit field contains the number of clock cycles in an N-shot burst.	0x0	R/W
0x14D4	N-shot enable	7	Enable Q1BB PRBS		Q1BB JESD204B PRBS Enable. Setting this bit to Logic 1 enables the pseudorandom bit sequence clocked at divider output rate.	0x0	R/W
		6	Enable Q1BB N-shot		N-shot enable. Logic 0: JESD204B N-shot mode disabled. Logic 1: JESD204B N-shot mode enabled. The output is muted until a user programmed N-shot burst is requested, which can be periodic. The associated Q divider must be ≥8.	0x0	R/W
		5	Enable Q1B PRBS		Q1B JESD204B PRBS enable. Setting this bit to Logic 1 enables the pseudo random bit sequence clocked at the divider output rate.	0x0	R/W
		4	Enable Q1B N-shot		N-shot enable. Logic 0: JESD204B N-shot mode disabled. Logic 1: JESD204B N-shot mode enabled. The output is muted until a user programmed N-shot burst is requested, which can be periodic. The associated Q divider must be ≥8.	Q	R/W
		3	Enable Q1AA PRBS		Q1AA JESD204B PRBS enable. Setting this bit to Logic 1 enables the pseudorandom bit sequence clocked at the divider output rate.	0x0	R/W
		2	Enable Q1AA N-shot		N-shot enable. Logic 0: JESD204B N-shot mode disabled. Logic 1: Logic 1: JESD204B N-shot mode enabled. The output is muted until a user programmed N-shot burst is requested, which can be periodic. The associated Q divider must be ≥8.	0x0	R/W
		1	Enable Q1A PRBS		Q1A JESD204B PRBS enable. Setting this bit to Logic 1 enables the pseudorandom bit sequence clocked at the divider output rate.	0x0	R/W
		0	Enable Q1A N-shot		N-shot enable. Logic 0: JESD204B N-shot mode disabled. Logic 1: JESD204B N-shot mode enabled. The output is muted until a user programmed N-shot burst is requested, which can be periodic. The associated Q divider must be ≥8.	0x0	R/W
0x14D6	N-shot	[7:1]	Reserved		Reserved.	0x0	R
	retime	0	Enable N- shot retime		Enable N-shot retiming. Logic 0: Mx pins or registers (user-selectable) provide the JESD204B N-shot retiming source.	0x0	R/W
					Logic 1: the N short retiming block provides the JESD204B N-shot retiming source.		
0x14D7	Driver A	[7:6]	Reserved		Reserved.	0x0	R
	configuration	5	Bypass mute retiming Channel A		Removes retiming from Channel A mute. In normal operation, this bit is Logic 0, and the signal to mute an output channel is retimed so that runt pulses are avoided. Setting this bit to Logic 1 removes the retiming function, and mutes the channel immediately.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		[4:3]	OUT1A		Selects single-ended or differential output mode.	0x0	R/W
			driver mode	0	Differential output. Divider Q0A determines the divide ratio.		
				1	Dual-, single-ended output driven by Divider Q0A. Divider Q0A determines the divide ratio.		
				10	Dual-, single-ended output driven by separate Q dividers. Both Divider Q0A and Divider Q0AA are enabled, although it is recommended that they have the same divide ratio.		
		[2:1]	OUT1A driver current	0	Output driver current. This current setting applies to both the normal and complimentary output pins. 7.5 mA. 12.5 mA.	0x0	R/W
				10	15 mA.		
		0	Enable		Selects HCSL or CML mode.	0x0	R/W
			OUT1A HCSL		Logic 0: CML mode. An external pull-up resistor is required.		
					Logic 1: HCSL mode. An external pull-down resistor is required.		
0x14D8	Driver B	[7:6]	Reserved		Reserved.	0x0	R
	configuration	5	Bypass mute retiming Channel B		Removes retiming from Channel B mute. In normal operation, this bit is Logic 0, and the signal to mute an output channel is retimed so that runt pulses are avoided. Setting this bit to Logic 1 removes the retiming function and mutes the channel immediately.	0x0	R/W
		[4:3]	OUT1B driver mode	0 1	Selects single-ended or differential output mode. Differential output. Divider Q1B determines the divide ratio. Dual-, single-ended output driven by Divider Q1A. Divider Q1B determines the divide ratio.	0x0	R/W
				10	Dual-, single-ended output driven by separate Q dividers. Both Divider Q1B and Divider Q1BB are enabled, although it is recommended that they have the same divide ratio.		
		[2:1]	OUT1B driver current	0 1 10	Output driver current. This current setting applies to both the normal and complimentary output pins. 7.5 mA. 12.5 mA. 15 mA.	0x0	R/W
		0	Enable	10	Selects HCSL or CML mode.	0x0	R/W
			OUT1B HCSL		Logic 0: CML mode. An external pull-up resistor is required. Logic 1: HCSL mode. An external pull-down resistor is required.	OXO	10,00
0x14DA	Secondary	[7:3]	Reserved		Reserved.	0x0	R
.5	clock path	2	Enable SYSCLK Q1B		Enable SYSCLK to Divider Q1B. Setting this bit to Logic 1 enables a buffered copy of the system clock to Divider Q1B.	0x0	R/W
		1	Enable SYSCLK Q1A		Enable SYSCLK to Divider Q1A. Setting this bit to Logic 1 enables a buffered copy of the system clock to Divider Q1A.	0x0	R/W
		0	Enable SYSCLK sync mask		Enable SYSCLK sync mask. Setting this bit to Logic 1 ensures that no sync events occur on outputs that are assigned to outputting the SYSCLK. This purpose of this feature is to ensure that no runt pulses or stalled clocks occur when a SYSCLK output clocks a microprocessor. Set this bit to Logic 1 only when the SYSCLK is fully configured and stable, because runt pulses can occur while configuring the SYSCLK.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x14DB	Sync control	[7:3]	Reserved		Reserved.	0x0	R
		2	Enable DPLL1 reference sync		DPLL1 reference sync enable. Setting this bit to Logic 1 enables automatic reference synchronization on DPLL0.	0x0	R/W
		[1:0]	Autosync mode		Autosync mode. This bit field controls when the clock distribution block receives a synchronization event. The output drivers do not toggle until there is a synchronization event.	0x0	R/W
				0	Manual sync. Automatic output synchronization disabled. In this mode, the user must issue a clock distribution synchronization command manually.		
				1	Immediate. Output synchronization occurs immediately after APLL lock.		
				10	DPLL phase lock. Output synchronization occurs when the DPLL phase locks.		
				11	DPLL frequency lock. Output synchronization occurs when the DPLL frequency locks.		
	Automute	7	Mask		Mask OUT1CC autounmute.	0x0	R/W
	control		OUT1CC autounmute		Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.		
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		
		6	Mask		Mask OUT1C autounmute.	0x0	R/W
			OUT1C autounmute		Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.		
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		
		5	Mask		Mask OUT1BB autounmute.	0x0	R/W
			OUT1BB autounmute		Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.		
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		
		4	Mask		Mask OUT1B autounmute.	0x0	R/W
			OUT1B autounmute		Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.		
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		
		3	Mask		Mask OUT1AA autounmute.	0x0	R/W
			OUT1AA autounmute		Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.		
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		
		2	Mask		Mask OUT1A autounmute.	0x0	R/W
			OUT1A autounmute		Logic 0: normal operation. Automatic unmuting of the driver works in conjunction with the autounmute mode.		
					Logic 1: the automatic unmuting conditions are ignored and the driver is unmuted immediately.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		[1:0]	DPLL1 autounmute mode		DPLL1 autounmute mode. This bit field controls at which point the output drivers start to toggle during acquisition while DPLL1 is in hitless mode.	0x0	R/W
				0	Disabled. Automatic unmuting is disabled and the output driver starts toggling immediately.		
				1	Hitless acquisition. Automatic driver unmuting occurs upon activation of a hitless profile.		
				10	Phase lock detect (PLD) (hitless mode only). Automatic driver unmuting occurs when phase lock is detected and the DPLL is in hitless mode.		
				11	Frequency lock detect (FLD) (hitless mode only). Automatic driver unmuting occurs when frequency lock is detected and the DPLL is in hitless mode.		

APLL CHANNEL 1 REGISTERS—REGISTER 0x1480 TO REGISTER 0x1483

Table 67. APLL Channel 1 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1480	Charge pump current	Enable APLL1 manual charge pump current		APLL1 manual charge pump current						0x90	R/W
0x1481	M1 divider			į	APLL1 M1 fe	edback divid	er			0x00	R/W
0x1482	Loop filter control	APLL1 loc	p filter zero	resistor (R1)	APLL1 loc	op filter pole ca	pacitor (C2)	second p	oop filter ole resistor R3)	0xE0	R/W
0x1483	DC offset current		Re	served		APLL1 dc offset current direction		dc offset it value	Enable APLL1 dc offset current	0x03	R/W

Table 68. APLL Channel 1 Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1480	Charge pump	7	Enable APLL1 manual charge		Enables manual control of the APLL 1 charge pump current.	0x0	R/W
	current		pump current	0	Disable manual charge pump current control. Disables manual control of the APLL1 charge pump current		
				1	Enable manual charge pump current control. Enables manual control of the APLL1 charge pump current		
		[6:0]	APLL1 manual charge pump current		APLL1 manual charge pump current. LSB = $3.5 \mu A$. The user must set the enable manual charge pump current control bit in this register for this setting to be enabled.	0x0	R/W
				0000001b	1×LSB.		
				0000010b	2 × LSB.		
				1111111b	127 × LSB.		
0x1481	M1 divider	[7:0]	APLL1 M1 feedback divider		APLL multiplication ratio. APLL1 M1 feedback divide ratio. Allowable values are 14 to 255.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1482	Loop	[7:5]	APLL1 loop		Loop Filter R1. APLL1 Loop Filter R1 (zero resistor) value.	0x0	R/W
	filter		filter zero	000	0Ω (short).		
	control		resistor (R1)	001	250 Ω.		
				010	500 Ω.		
				011	750 Ω.		
				100	1.00 kΩ.		
				101	1.25 kΩ.		
				110	1.50 kΩ.		
				111	1.75 kΩ.		
		[4:2]	APLL1 loop		Loop Filter C2. APLL1 Loop Filter C2 (pole capacitor) value.	0x0	R/W
			filter pole	000	8 pF.		
			capacitor (C2)	001	24 pF.		
				010	40 pF.		
				011	56 pF.		
				100	72 pF.		
				101	88 pF.		
				110	104 pF.		
	[1.0			111	120 pF.		
		[1:0] APLL1 loop			Loop Filter R3. APLL1 Loop Filter R3 (second pole resistor)	0x0	R/W
			filter second		value		
			pole resistor	00	200 Ω.		
			(R3)	01	250 Ω.		
				10	333 Ω.		
				11	500 Ω.		
0x1483	DC	[7:4]	Reserved		Reserved.	0x0	R
	offset current	3	APLL1 dc offset current		DC offset current direction. This bit sets the direction of the APLL1 dc offset current.	0x0	R/W
			direction	0	Up. DC offset current offset is positive.		
				1	Down. DC offset current offset is negative.		
		[2:1]	APLL1 dc offset current value		DC offset current. magnitude of the APLL1 charge pump dc offset current value	0x0	R/W
			current value	00	50% offset current. Offset current is 50% of the		
					programmed APLL1 charge pump current (default).		
				01	25% offset current. Offset current is 25% of the		
					programmed APLL1 charge pump current.		
				10	12.5% offset current. Offset current is 12.5% of the		
					programmed APLL1 charge pump current.		
				11	6.25% offset current. Offset current is 6.25% of the		
					programmed APLL1 charge pump current.		
		0	Enable APLL1 dc offset current		DC offset current enable. Setting this bit enables the APLL1 dc offset current.	0x0	R/W

DISTRIBUTION DIVIDER 1 A REGISTERS—REGISTER 0x1500 TO REGISTER 0x1508

Table 69. Distribution Divider 1 A Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1500	Divider ratio		Q1A divider ratio [7:0]								R/W
0x1501	Divider ratio		Q1A divider ratio [15:8]								R/W
0x1502	Divider ratio		Q1A divider ratio [23:16]							0x00	R/W
0x1503	Divider ratio		Q1A divider ratio [31:24]							0x00	R/W
0x1504	Phase offset		Q1A phase [7:0]								R/W
0x1505	Phase offset				Q1A phas	e [15:8]				0x00	R/W
0x1506	Phase offset				Q1A phase	e [23:16]				0x00	R/W
0x1507	Phase offset		Q1A phase [31:24]								R/W
0x1508	Phase slew configuration	Reserved	Q1A phase[32]		erved	Q1A phase slew mode	Maximu	um phase sl	ew step	0x07	R/W

Table 70. Distribution Divider 1 AA Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW		
0x1509 to		These registers mimic the Distribution Divider 1A registers (Register 0x1500 through											
0x1511		Register	Register 0x1508), but the register addresses are offset by 0x0009. All default values are identical.										

Table 71. Distribution Divider 1 B Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW		
0x1512 to		Thes	These registers mimic the Distribution Divider 1A registers (Register 0x1500 through										
0x151A		Register	Register 0x1508), but the register addresses are offset by 0x0009. All default values are identical.										

Table 72. Distribution Divider 1 BB Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x151B to		Thes	These registers mimic the Distribution Divider 1A registers (Register 0x1500 through									
0x1523		Register	Register 0x1508), but the register addresses are offset by 0x0009. All default values are identical.									

Table 73. Distribution Divider 1 A Register Details

Addr	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1500	Divider ratio	[7:0]	Q1A divider ratio [7:0]		Q1A divide ratio. This 32-bit bit field is the divide ratio for the Q1A divider. The default value of 0x00000000 equals a divide ratio of 1, which is invalid because it results in an output frequency that exceeds the maximum for the AD9545.	0x0	R/W
0x1501	Divider ratio	[7:0]	Q1A divider ratio [15:8]		Q1A divide ratio. This 32-bit bit field is the divide ratio for the Q1A divider. The default value of 0x00000000 equals a divide ratio of 1, which is invalid because it results in an output frequency that exceeds the maximum for the AD9545.	0x0	R/W
0x1502	Divider ratio	[7:0]	Q1A divider ratio [23:16]		Q1A divide ratio. This 32-bit bit field is the divide ratio for the Q1A divider. The default value of 0x00000000 equals a divide ratio of 1, which is invalid because it results in an output frequency that exceeds the maximum for the AD9545.	0x0	R/W
0x1503	Divider ratio	[7:0]	Q1A divider ratio [31:24]		Q1A divide ratio. This 32-bit bit field is the divide ratio for the Q1A divider. The default value of 0x00000000 equals a divide ratio of 1, which is invalid because it results in an output frequency that exceeds the maximum for the AD9545.	0x0	R/W
0x1504	Phase offset	[7:0]	Q1A phase [7:0]		Q1A phase control. This bit field controls the Q1A phase in two ways: the bit field sets the initial phase offset after divider sync (reset) and subsequent changes to this bit field automatically initiate a phase slew event until the programmed phase is reached. The range is 0 to $(2 \times (\text{divide ratio}) - 1)$ in units of Q1A distribution input clock half cycles.	0x0	R/W

Addr	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1505	Phase offset	[7:0]	Q1A phase [15:8]		Q1A phase control. This bit field controls the Q1A phase in two ways: the bit field sets the initial phase offset after divider sync (reset) and subsequent changes to this bit field automatically initiate a phase slew event until the programmed phase is reached. The range is 0 to $(2 \times (\text{divide ratio}) - 1)$ in units of Q1A distribution input clock half cycles.	0x0	R/W
0x1506	Phase offset	[7:0]	Q1A phase [23:16]		Q1A phase control. This bit field controls the Q1A phase in two ways: the bit field sets the initial phase offset after divider sync (reset) and subsequent changes to this bit field automatically initiate a phase slew event until the programmed phase is reached. The range is 0 to $(2 \times (\text{divide ratio}) - 1)$ in units of Q1A distribution input clock half cycles.	0x0	R/W
0x1507	Phase offset	[7:0]	Q1A phase [31:24]		Q1A phase control. This bit field controls the Q1A phase in two ways: the bit field sets the initial phase offset after divider sync (reset) and subsequent changes to this bit field automatically initiate a phase slew event until the programmed phase is reached. The range is 0 to $(2 \times (\text{divide ratio}) - 1)$ in units of Q1A distribution input clock half cycles.	0x0	R/W
0x1508	Phase	7	Reserved		Reserved.	0x0	R
	slew config- uration	6	Q1A phase [32]		Q1A phase control. This bit field controls the Q1A phase in two ways: the bit field sets the initial phase offset after divider sync (reset); and subsequent changes to this bit field automatically initiate a phase slew event until the programmed phase is reached. The range is 0 to $(2 \times (\text{divide ratio}) - 1)$ in units of Q1A distribution input clock half cycles.	0x0	R/W
		5	Enable Q0A half divide		Enable Q0A half divide. Setting this bit to Logic 1 adds 0.5 to the divide ratio programmed into the corresponding 32-bit Q0A divide ratio bit field.	0x0	R/W
		4	Enable Q0A pulse width control	0	Enable pulse width control mode. This bit controls whether the Q0A Phase bit field adjusts the phase offset or the pulse width. The Q0A phase bit field controls the phase offset. The Q0A phase bit field controls the pulse width.	0x0	R/W
		3	Q1A phase		Q1A phase slew mode.	0x0	R/W
			slew mode	0	Lag Only (Always Slows Down Frequency) The phase controller slews the phase in the direction that always reduces the output frequency. Lead or Lag - Quickest is Automatically Calculated. The phase		·
					controller slews the phase in the direction requiring the fewest steps. This means that the output frequency can increase or decrease during a stepwise phase adjustment sequence.		
		[2:0]	Maximum phase slew	_	Maximum phase slew step.	0x0	R/W
			step	0	Maximum phase slew step. This 3-bit bit field controls the maximum allowable phase step while adjusting the phase in the Q1A divider. Each step occurs every output clock cycle.		
				1	One input clock half-cycle. The phase slew step size is half of the Q divider input period.		
				10	Two input clock half-cycles. The maximum phase slew step size equals the Q divider input period.		
				11	1°. The maximum phase slew step size equals 1/32 (~11.25°) of the output clock period.		
				100	23°. The maximum phase slew step size equals 1/16 (~22.5°) of the output clock period.		
				101	45°. The maximum phase slew step size equals 1/8 (~45°) of the output clock period.		
				110	90°. The maximum phase slew step size equals 1/4 (~90°) of the output clock period.		
				111	180°. The maximum phase slew step size equals half (~180°) of the output clock period.		

DPLL TRANSLATION PROFILE 1.0 REGISTERS—REGISTER 0x1600 TO REGISTER 0x1617

Table 74. DPLL Translation Profile 1.0 Register Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1600	Priority and enable	Reserve	ed		Profile	1.0 selection p	riority		Enable Profile 1.0	0x00	R/W
0x1601	Source	F	eserved			Profile 1.0 ref	erence so	ource selectio	n	0x00	R/W
0x1602	Zero delay feedback path	F	eserved		In	ternal/externa	al zero de	lay feedback	path	0x00	R/W
0x1603	Feedback mode	Profile 1.0 loop filter base	Re	served	Pro	file 1.0 tag mo	ode	Enable Profile 1.0 external zero delay	Enable Profile 1.0 hitless	0x00	R/W
0x1604	Loop bandwidth		Profile 1.0 loop bandwidth [7:0]								R/W
0x1605	Loop bandwidth		Profile 1.0 loop bandwidth [15:8]								R/W
0x1606	Loop bandwidth		Profile 1.0 loop bandwidth [23:16]								R/W
0x1607	Loop bandwidth		Profile 1.0 loop bandwidth [31:24]								R/W
0x1608	Hitless feedback divider	Profile 1.0 hitless N-divider [7:0]								0xA0	R/W
0x1609	Hitless feedback divider	Profile 1.0 hitless N-divider [15:8]								0x0F	R/W
0x160A	Hitless feedback divider									0x00	R/W
0x160B	Hitless feedback divider		Profile 1.0 hitless N-divider [31:24]								R/W
0x160C	Buildout feedback divider		Profile 1.0 buildout N-divider [7:0]								R/W
0x160D	Buildout feedback divider			Profi	le 1.0 build	out N-divider	[15:8]			0x0F	R/W
0x160E	Buildout feedback divider			Profil	e 1.0 buildo	out N-divider [23:16]			0x00	R/W
0x160F	Buildout feedback divider			Profil	e 1.0 buildo	out N-divider [31:24]			0x00	R/W
0x1610	Buildout feedback fraction			Pro	file 1.0 buil	dout fraction	[7:0]			0x00	R/W
0x1611	Buildout feedback fraction			Prof	ile 1.0 build	lout fraction [15:8]			0x00	R/W
0x1612	Buildout feedback fraction			Profi	le 1.0 build	out fraction [2	23:16]			0x00	R/W
0x1613	Buildout feedback modulus	Profile 1.0 buildout modulus [7:0]							0x00	R/W	
0x1614	Buildout feedback modulus			Profi	ile 1.0 build	out modulus	[15:8]			0x00	R/W
0x1615	Buildout feedback modulus			Profil	e 1.0 buildo	out modulus [23:16]			0x00	R/W
0x1616	Fast lock		Res	erved	ed Profile 1.0 fast acquisition excess bandwidth					0x00	R/W
0x1617	Fast lock	Reserved	Reserved Profile 1.0 fast acquisition timeout Reserved Profile 1.0 fast acquisition lock settle time					0x00	R/W		

Table 75. DPLL Translation Profile 1.1 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1620 to		These re	These registers mimic the DPLL Translation Profile 1.0 registers (Register 0x1600 through								R/W
0x1637		Register 0x1	Register 0x1617), but the register addresses are offset by 0x0020. All default values are identical.								

Table 76. DPLL_Translation Profile 1.2 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x1640 to		These re	These registers mimic the DPLL Translation Profile 1.0 registers (Register 0x1600 through									
0x1657		Register 0x1	legister 0x1617), but the register addresses are offset by 0x0020. All default values are identical.									

Table 77. DPLL Translation Profile 1.3 Register Summary

			0									
Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x1660 to		These re	These registers mimic the DPLL Translation Profile 1.0 registers (Register 0x1600 through									
0x1677		Register 0x1	egister 0x1617), but the register addresses are offset by 0x0020. All default values are identical.									

Table 78. DPLL Translation Profile 1.4 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x1680 to		These re	These registers mimic the DPLL Translation Profile 1.0 registers (Register 0x1600 through								
0x1697		Register 0x1	617), but	the register a	ddresses ar	e offset by 0x00	020. All de	fault values a	re identical.		

Table 79. DPLL Translation Profile 1.5 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x16A0 to		These re	These registers mimic the DPLL Translation Profile 1.0 registers (Register 0x1600 through								
0x16B7		Register 0x1	These registers mimic the DPLL Translation Profile 1.0 registers (Register 0x1600 through Register 0x1617), but the register addresses are offset by 0x0020. All default values are identical.								

Table 80. DPLL Translation Profile 1.0 Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access		
0x1600	Priority	[7:6]	Reserved		Reserved.	0x0	R		
	and enable	[5:1]	Profile 1.0 selection priority		Profile 1.0 selection priority. This 5-bit bit field contains the priority of the translation profile. This allows the user to assign different priorities to different reference inputs. 0x00 is the highest priority, and 0x1F is the lowest priority.	0x0	R/W		
					The choice of priority level for a given translation profile is important. If the priority difference between the active profile, and a valid, but inactive higher priority profile is >7, the DPLL state machine always switches to the higher priority profile. This is called revertive reference switching. Therefore, if revertive switching is desired, ensure the higher priority profile has a priority that is at least 8 greater than a lower priority profile.				
					If the difference between the priorities of the active profile and a valid, but inactive higher priority profile is 0 to 7, the DPLL state machine remains on the lower priority profile. This is called nonrevertive reference switching.				
		0	Enable Profile 1.0		Enable DPLL1 Profile 0 (Profile 1.0). Setting this bit to Logic 1 enables DPLL1 Profile 0. If this bit is Logic 0, DPLL1 never uses this profile.	0x0	R/W		
0x1601	Source	[7:5]	Reserved		Reserved.	0x0	R		
		[4:0]	Profile 1.0 reference		Profile 1.0 reference source selection. This 5-bit bit field contains the input source of the translation profile.	0x0	R/W		
			source	0	Reference A.				
			selection	1	Reference AA.				
				2	Reference B.				
				3	Reference BB.				
				4	Feedback from DPLL1.				
				8	Auxiliary NCO 0.				
				9	Auxiliary NCO 1.				

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1602	Zero	[7:5]			Reserved.	0x0	R
	delay feedback path	[4:0]	External zero delay feedback path		Profile 1.0 external zero delay feedback path. This 5-bit bit field configures the Profile1.0 feedback path in hitless external zero delay mode. Setting the Enable Profile 1.0 external zero delay bit to Logic 1 enables external zero delay mode for Prolife 1.0.	0x0	R/W
				0	Reference A. Select this mode if REFA is single-ended or in differential mode. Reference AA.		
					Reference B. Select this mode if REFB is single-ended or in differential mode.		
				3	Reference BB.		
		[4:0]	Internal zero delay feedback path		Profile 1.0 internal zero delay feedback path. This 5-bit bit field configures the Profile 1.0 feedback path in hitless internal zero-delay mode. Setting the Enable Profile 1.0 internal zero delay bit to Logic 1 enables internal zero delay mode for Prolife 1.0.	0x0	R/W
				0	OUT1AP. Select this mode if OUT1A is single-ended or in differential mode. OUT1AN.		
				2	OUT1BP. Select this mode if OUT1B is single-ended or in differential mode. OUT1BN.		
0x1603	Feedback mode	7	Profile 1.0 loop filter base		Profile 1.0 loop filter base coefficients. This bit controls which set of loop filter coefficients are used for DPLL1 Profile 0.	0x0	R/W
				0	Nominal phase margin (~70°).		
				1	High phase margin (~88.5°) Use this setting for applications that require no more than 0.1 dB of peaking in the DPLL closed-loop transfer function.		
		[6:5]	Reserved		Reserved.	0x0	R/W
		[4:2]	Profile 1.0 tag mode	0 1 2 3	Profile 1.0 tag mode. This 3-bit bit field configures the Profile 1.0 tag mode. Neither the reference nor feedback path contains tagged events. Only the reference path is tagged. Only the feedback path is tagged. Both reference and feedback Paths are tagged, but the untagged rates are unequal. Both reference and feedback paths are tagged, and the untagged rates are equal.	0x0	R/W
		1	Enable Profile 1.0 external zero delay		Enable DPLL1 Profile 0 external zero delay mode. Setting this bit to Logic 1 enables the DPLL1 Profile 0 external zero delay path for hitless mode.	0x0	R/W
		0	Enable		Enable Profile 1.0 hitless operation.	0x0	R/W
			Profile 1.0 hitless	0	Selects the default phase buildout mode for the DPLL1 Profile 0 Enables hitless mode for DPLL1 Profile 0. This bit must also be enabled for zero delay operation.		
0x1604	Loop band- width	[7:0]	Profile 1.0 loop bandwidth [7:0]		DPLL1 Profile 0 loop bandwidth. This 32-bit bit field is the DPLL loop bandwidth scaling factor. The default units for this bit field are microseconds (10 ⁻⁶ seconds).	0x0	R/W
0x1605	Loop band- width	[7:0]	Profile 1.0 loop bandwidth [15:8]		DPLL1 Profile 0 loop bandwidth. This 32-bit bit field is the DPLL loop bandwidth scaling factor. The default units for this bit field are microseconds (10 ⁻⁶ seconds).	0x0	R/W
0x1606	Loop band- width	[7:0]			DPLL1 Profile 0 loop bandwidth. This 32-bit bit field is the DPLL loop bandwidth scaling factor. The default units for this bit field are microseconds (10 ⁻⁶ seconds).	0x0	R/W
0x1607	Loop band- width	[7:0]	Profile 1.0 loop bandwidth [31:24]		DPLL1 Profile 0 loop bandwidth. This 32-bit bit field is the DPLL loop bandwidth scaling factor. The default units for this bit field are microseconds (10 ⁻⁶ seconds).	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1608	Hitless feedback divider	[7:0]	Profile 1.0 hitless N- divider [7:0]		Profile 1.0 feedback divider in hitless mode. This 32-bit bit field is the DPLL1 feedback divide ratio while DPLL1 is in hitless mode. The feedback divide ratio is the value stored in this bit field plus one.	0xA0	R/W
0x1609	Hitless feedback divider	[7:0]	Profile 1.0 hitless N- divider [15:8]		Profile 1.0 feedback divider in hitless mode. This 32-bit bit field is the DPLL1 feedback divide ratio while DPLL1 is in hitless mode. The feedback divide ratio is the value stored in this bit field plus one.	0xF	R/W
0x160A	Hitless feedback divider	[7:0]	Profile 1.0 hitless N- divider [23:16]		Profile 1.0 feedback divider in hitless mode. This 32-bit bit field is the DPLL1 feedback divide ratio while DPLL1 is in hitless mode. The feedback divide ratio is the value stored in this bit field plus one.	0x0	R/W
0x160B	Hitless feedback divider	[7:0]	Profile 1.0 hitless N- divider [31:24]		Profile 1.0 feedback divider in hitless mode. This 32-bit bit field is the DPLL1 feedback divide ratio while DPLL1 is in hitless mode. The feedback divide ratio is the value stored in this bit field plus one.	0x0	R/W
0x160C	Buildout feedback divider	[7:0]	Profile 1.0 buildout N- divider [7:0]		DPLL1 Profile 0 buildout N-divide ratio. This 32-bit bit field is the integer portion of the DPLL feedback divide ratio while DPLL1 is in phase buildout mode. It is also referred to as the N-divider in the data sheet.	0xA0	R/W
0x160D	Buildout feedback divider	[7:0]	Profile 1.0 buildout N- divider [15:8]		DPLL1 Profile 0 buildout N-divide ratio. This 32-bit bit field is the integer portion of the DPLL feedback divide ratio while DPLL1 is in phase buildout mode. It is also referred to as the N-divider in the data sheet.	0xF	R/W
0x160E	Buildout feedback divider	[7:0]	Profile 1.0 buildout N- divider [23:16]		DPLL1 Profile 0 buildout N-divide ratio. This 32-bit bit field is the integer portion of the DPLL feedback divide ratio while DPLL1 is in phase buildout mode. It is also referred to as the N-divider in the data sheet.	0x0	R/W
0x160F	Buildout Feedback divider	[7:0]	Profile 1.0 buildout N- divider [31:24]		DPLL1 Profile 0 buildout N-divide ratio. This 32-bit bit field is the integer portion of the DPLL feedback divide ratio while DPLL1 is in phase buildout mode. It is also referred to as the N-divider in the data sheet.		R/W
0x1610	Buildout feedback fraction	[7:0]	Profile 1.0 buildout fraction [7:0]		DPLL1 Profile 0 feedback divider fraction in buildout mode. This 24-bit bit field is the numerator of the DPLL fractional feedback divider while DPLL1 is in phase buildout mode. It is also referred to as FRAC in the data sheet.	0x0	R/W
0x1611	Buildout feedback fraction	[7:0]	Profile 1.0 buildout fraction [15:8]		DPLL1 Profile 0 feedback divider fraction in buildout mode. This 24-bit bit field is the numerator of the DPLL fractional feedback divider while DPLL1 is in phase buildout mode. It is also referred to as FRAC in the data sheet.	0x0	R/W
0x1612	Buildout feedback fraction	[7:0]	Profile 1.0 buildout fraction [23:16]		DPLL1 Profile 0 feedback divider fraction in buildout mode. This 24-bit bit field is the numerator of the DPLL fractional feedback divider while DPLL1 is in phase buildout mode. It is also referred to as FRAC in the data sheet.	0x0	R/W
0x1613	Buildout feedback modulus	[7:0]	Profile 1.0 buildout modulus [7:0]		DPLL1 Profile 0 feedback divider modulus in buildout mode. This 24-bit bit field is the denominator of the DPLL fractional feedback divider while DPLL1 is in phase buildout mode. It is also referred to as MOD in the data sheet.	0x0	R/W
0x1614	Buildout feedback modulus	[7:0]	Profile 1.0 buildout modulus [15:8]		DPLL1 Profile 0 feedback divider modulus in buildout mode. This 24-bit bit field is the denominator of the DPLL fractional feedback divider while DPLL1 is in phase buildout mode. It is also referred to as MOD in the data sheet.	0x0	R/W
0x1615	Buildout feedback modulus	[7:0]	Profile 1.0 buildout modulus [23:16]		DPLL1 Profile 0 feedback divider modulus in buildout mode. This 24-bit bit field is the denominator of the DPLL fractional feedback divider while DPLL1 is in phase buildout mode. It is also referred to as MOD in the data sheet.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x1616	Fast lock	[7:4]	Reserved		Reserved.	0x0	R
			Profile 1.0 fast acquisition excess bandwidth	1 10 11 100 101 110 111 1000 1001	DPLL1 Profile 0 fast acquisition excess bandwidth. This 4-bit bit field controls the DPLL1 loop bandwidth scaling factor (relative to the programmed DPLL loop bandwidth) while in fast acquisition mode. The DPLL automatically reduces its loop bandwidth by successive factors of 2 while the loop is acquiring. Setting this bit field to 0000b disables the feature. Feature disabled. 2×. The initial loop bandwidth is 2× the programmed value. 4×. The initial loop bandwidth is 4× the programmed value. 8×. The initial loop bandwidth is 16× the programmed value. 16×. The initial loop bandwidth is 32× the programmed value. 32×. The initial loop bandwidth is 64× the programmed value. 64×. The initial loop bandwidth is 128× the programmed value. 256×. The initial loop bandwidth is 256× the programmed value. 512×. The initial loop bandwidth is 512× the programmed value.	0x0	R/W
0.1617	F	-	D 1	1010	1 1 3	0.0	
0x1617	Fast lock	7	Reserved		Reserved.	0x0	R
0x1617		[6:4]	Profile 1.0 fast acquisition timeout	11	10 ms. 50 ms. 100 ms.	0x0	R/W
					500 ms.		
				101			
					10 sec.		
		2	Reserved	111		0.0	D
		[2:0]		0	Reserved. DPLL1 Profile 0 fast acquisition lock settle time. This 3-bit bit field controls how long DPLL1 must wait after achieving phase lock (without chatter) before reducing the loop bandwidth by a factor of 2 while in fast acquisition mode. If the lock detector chatters, this timer is reset. 1 ms.	0x0 0x0	R R/W
				10 11 100 101 110	10 ms. 50 ms. 100 ms. 500 ms. 1 sec. 10 sec. 50 sec.		

OPERATIONAL CONTROLS GENERAL REGISTERS—REGISTER 0x2000 TO REGISTER 0x2005

Table 81. IRQ Map DPLL0 Clear Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x2000	Global	R	eserve	k		Sync all	Calibrate SYSCLK	Calibrate all	Power down all	0x00	R/W
0x2001	Power-down reference	R	eserve	k		Power-down REFBB	Power-down REFB	Power-down REFAA	Power-down REFA	0x00	R/W
0x2002	Timeout reference	R	eserve	k		Timeout reference monitor BB	Timeout reference monitor B	Timeout reference monitor AA	Timeout reference monitor A	0x00	R/W
0x2003	Fault reference	Reserved			Fault REFBB	Fault REFB	Fault REFAA	Fault REFA	0x00	R/W	
0x2004	Bypass reference monitor	R			Bypass reference monitor BB	Bypass reference monitor B	Bypass reference monitor AA	Bypass reference monitor A	0x00	R/W	
0x2005	Clear IRQ	Clear watchdog timer	F	leserve	d	IRQ clear PLL1	IRQ clear PLL0	IRQ clear common	IRQ clear all	0x00	R/W

Table 82. Operational Controls General Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2000	Global	[7:4]	Reserved		Reserved.	0x0	R/W
		3	Sync all		Synchronize all distribution dividers. The proper sequence for synchronizing the output dividers manually is to set this bit to Logic 1, write 0x01 to the IO_UPDATE register, set this bit to Logic 0, and write 0x01 to the IO_UPDATE register a second time.	0x0	R/W
					Logic 0: Normal operation.		
					Logic 1: Hold all distribution dividers in RESET with the divider outputs static.		
		2	Calibrate SYSCLK		Calibrate system clock PLL. Setting this bit to Logic 1 calibrates the system clock PLL. Because calibration occurs on the Logic 0 to Logic 1 transition, it is recommended to clear this bit after setting it. The system clock PLL must be calibrated during initial programming of the AD9545. Because the calibration signal is a logical OR of this bit and the calibrate all bit, this calibration bit is ineffective if the calibrate all bit is Logic 1 at the time this bit is set to Logic 1.	0x0	R/W
		1	Calibrate all		Calibrate all PLLs. Setting this bit to Logic 1 calibrates all PLLs, including the system clock PLL. Because calibration occurs on the Logic 0 to Logic 1 transition, it is recommended to clear this bit after setting it; this recommendation applies to all calibration bits on the AD9545. The system clock PLL and both APLLs must be calibrated during initial programming of the AD9545 for both PLL0 and PLL1 to function normally.	0x0	R/W
		0	Power down all		Power down entire chip. Setting this bit to Logic 1 puts the entire chip into a lower power mode. The serial port is still active in this state.	0x0	R/W
0x2001	Power- down reference	[7:4]	Reserved		Reserved.	0x0	R/W
		3	Power-down REFBB		Power-down REFBB. Setting this bit to Logic 1 powers down the REFBB input receiver.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		2	Power-down REFB		Power-down REFB. Setting this bit to Logic 1 powers down the REFB input receiver.	0x0	R/W
		1	Power-down REFAA		Power-down REFAA. Setting this bit to Logic 1 powers down the REFAA input receiver.	0x0	R/W
		0	Power-down REFA		Power-down REFA. Setting this bit to Logic 1 powers down the REFA input receiver.	0x0	R/W
0x2002	Timeout reference	[7:4]	Reserved		Reserved.	0x0	R/W
		3	Timeout reference monitor BB		Timeout REFBB validation. Setting this autoclearing bit to Logic 1 (and issuing an input/output update) while the input reference is unfaulted and validation timer counts down immediately validates the reference input. Setting this bit to Logic 1 at other times has no effect. The following settings force REFBB valid:	0x0	R/W
					Set the bypass reference monitor BB bit to Logic 1.		
					Set the Fault REFBB bit to Logic 0.		
					Input/output update.		
					Set this bit to Logic 1.		
					Input/output update.		
		2	Timeout reference monitor B		Timeout REFB validation. Setting this autoclearing bit to Logic 1 (and issuing an input/output update) while the input reference is unfaulted and validation timer counts down immediately validates the reference input. Setting this bit to Logic 1 at other times has no effect. The following settings force REFB valid:		
					Set the Bypass Reference Monitor B bit to Logic 1.		
					Set the Fault REFB bit to Logic 0.		
					Input/output update.		
					Set this bit to Logic 1.		
					Input/output update.		
		1	Timeout reference monitor AA		Timeout REFAA validation. Setting this autoclearing bit to Logic 1 (and issuing an input/output update) while the input reference is unfaulted and validation timer counts down immediately validates the reference input. Setting this bit to Logic 1 at other times has no effect. The following settings force REFAA valid:	0x0	R/W
					Set the Bypass Reference Monitor AA bit to Logic 1.		
					Set the Fault REFAA bit to Logic 0.		
					Input/output update.		
					Set this bit to Logic 1.		
					Input/output update.		
		0	Timeout reference monitor A		Timeout REFA validation. Setting this autoclearing bit to Logic 1 (and issuing an input/output update) while the input reference is unfaulted and validation timer counts down immediately validates the reference input. Setting this bit to Logic 1 at other times has no effect. The following settings force REFA valid:	0x0	R/W
					Set the Bypass Reference Monitor A bit to Logic 1.		
					Set the Fault REFA bit to Logic 0.		
					Input/output update.		
					Set this bit to Logic 1.		
					Input/output update.		

Addr.	Name	Bits	Bit Name S	Settings	Description	Reset	Access
0x2003	Fault reference	[7:4]	Reserved		Reserved.	0x0	R
		3	Fault REFBB		Force REFBB invalid. Setting this bit to Logic 1 invalidates the REFBB input and guarantees REFBB is not available as long as this bit is Logic 1.	0x0	R/W
		2	Fault REFB		Force REFB I invalid. Setting this bit to Logic 1 invalidates the REFBB input and guarantees REFB is not available as long as this bit is Logic 1.	0x0	R/W
		1	Fault REFAA		Force REFAA invalid. Setting this bit to Logic 1 invalidates the REFBB input and guarantees REFAA is not available as long as this bit is Logic 1.	0x0	R/W
		0	Fault REFA		Force REFA invalid. Setting this bit to Logic 1 invalidates the REFBB input and guarantees REFA is not available as long as this bit is Logic 1.	0x0	R/W
0x2004	reference monitor 3 By		Reserved		Reserved.	0x0	R
		3	Bypass reference monitor BB		Bypass REFBB frequency monitor. Setting this bit to Logic 1 bypasses the reference input monitor and declares the reference unfaulted. See the register description for the Timeout Reference Monitor BB bit for the additional steps needed to force a reference input to be valid.	0x0	R/W
		2	Bypass reference monitor B		Bypass REFB Frequency Monitor. Setting this bit to Logic 1 bypasses the reference input monitor and declare that reference unfaulted. See the register description for Timeout Reference Monitor B bit for the additional steps needed to force a reference input to be valid.	0x0	R/W
		1	Bypass reference monitor AA		Bypass REFAA Frequency Monitor. Setting this bit to Logic 1 bypasses the reference input monitor and declare that reference unfaulted. See the register description for Timeout Reference Monitor AA bit for the additional steps needed to force a reference input to be valid.	0x0	R/W
		0	Bypass reference monitor A		Bypass REFA Frequency Monitor. Setting this bit to Logic 1 bypasses the reference input monitor and declare that reference unfaulted. See the register description for Timeout Reference Monitor A bit for the additional steps needed to force a reference input to be valid.	0x0	R/W
0x2005	Clear IRQ	7	Clear watchdog		Clear Watchdog Timer. Setting this write-only bit to Logic 1 immediately clears the watchdog timer.	0x0	R
		[6:4]	Reserved		Reserved.	0x0	R/W
		3	IRQ clear PLL1		Clear All PLL1 IRQ. Setting this write-only bit to Logic 1 clears all PLL1 IRQs. This bit always reads back as Logic 0.	0x0	R/W
		2 IRO	IRQ clear PLL0		Clear All PLLO IRQ. Setting this write-only bit to Logic 1 clears all PLLO IRQs. This bit always reads back as Logic 0.	0x0	R/W
		1	IRQ clear common		Clear common IRQ. Setting this write-only bit to Logic 1 clears all PLL1 IRQs. This bit always reads back as Logic 0.	0x0	R/W
		0	IRQ clear all		Clear all IRQs. Setting this write-only bit to Logic 1 clears all PLL1 IRQs. This bit always reads back as Logic 0.	0x0	R/W

IRQ MAP COMMON CLEAR REGISTERS—REGISTER 0x2006 TO REGISTER 0x200A

Table 83. IRQ Map Common Clear Register Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x2006	SYSCLK	SYSCLK unlock	SYSCLK stable	SYSCLK lock	SYSCLK calibration end	SYSCLK calibration start	Watchdog timeout	EEPROM fault	EEPROM complete	0x00	R/W
0x2007	Auxiliary DPLL	Reserv	ved	Skew limit exceeded	Temperature warning	Auxiliary DPLL unfault	Auxiliary DPLL fault	Auxiliary DPLL unlock	Auxiliary DPLL lock	0x00	R/W
0x2008	REFA	REFAA R _{DIV} resync	REFAA valid	REFAA unfault	REFAA fault	REFA R _{DIV} resync	REFA valid	REFA unfault	REFA fault	0x00	R/W
0x2009	REFB	REFBB R _{DIV} resync	REFBB valid	REFBB unfault	REFBB fault	REFB R _{DIV} resync	REFB valid	REFB unfault	REFB fault	0x00	R/W
0x200A	Timestamp		Reserved		Skew update	Timestamp 1 event	Timestamp 0 event	Auxiliary NCO 1 event	Auxiliary NCO 0 event	0x00	R/W

Table 84. IRQ Map Common Clear Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2006	SYSCLK	7	SYSCLK unlock		System clock unlocked. Set this bit to Logic 1 to clear the SYSCLK unlocked IRQ.	0x0	R/W
		6	SYSCLK stable		System clock stable. Set this bit to Logic 1 to clear the SYSCLK stable IRQ.	0x0	R/W
		5	SYSCLK lock		System clock locked. Set this bit to Logic 1 to clear the SYSCLK locked IRQ.	0x0	R/W
		4	SYSCLK calibration end		System clock calibration ended. Set this bit to Logic 1 to clear the SYSCLK calibration ended IRQ.	0x0	R/W
		3	SYSCLK calibration start		System clock calibration started. Set this bit to Logic 1 to clear the SYSCLK calibration started IRQ.	0x0	R/W
		2	Watchdog timeout		Watchdog timeout. Set this bit to Logic 1 to clear the watchdog timer timeout IRQ.	0x0	R/W
		1	EEPROM fault		EEPROM fault. Set this bit to Logic 1 to clear the EEPROM fault IRQ.	0x0	R/W
		0	EEPROM complete		EEPROM operation complete. Set this bit to Logic 1 to clear the EEPROM operation complete IRQ.	0x0	R/W
0x2007	Auxiliary	[7:6]	Reserved		Reserved.	0x0	R
	DPLL	5	Skew limit exceeded		Skew limit exceeded. Set this bit to Logic 1 to clear the reference input skew measurement limit exceeded IRQ.	0x0	R/W
		4	Temperature warning		Temperature range warning. Set to Logic 1 to clear the temperature warning IRQ.	0x0	R/W
		3	Auxiliary DPLL unfault		Closed-loop SYSCLK compensation DPLL unfaulted. Set this bit to Logic 1 to clear the auxiliary DPLL unfault IRQ.	0x0	R/W
		2	Auxiliary DPLL fault		Closed-loop SYSCLK compensation DPLL faulted. Set this bit to to Logic 1 to clear the auxiliary DPLL fault IRQ.	0x0	R/W
		1	Auxiliary DPLL unlock		Closed-loop SYSCLK compensation DPLL unlocked. Set this bit to Logic 1 to clear the auxiliary DPLL unlock IRQ.	0x0	R/W
		0	Auxiliary DPLL lock		Closed-loop SYSCLK compensation DPLL locked. Set this bit to Logic 1 to clear the auxiliary DPLL lock IRQ.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2008	REFA	7	REFAA R _{DIV} resync		REFAA R _{DIV} resync. Set this bit to Logic 1 to clear the REFAA R _{DIV} resync IRQ.	0x0	R/W
		6	REFAA valid		REFAA validated. Set this bit to Logic 1 to clear the REFAA valid IRQ.	0x0	R/W
		5	REFAA unfault		REFAA unfaulted. Set this bit to Logic 1 to clear the REFAA unfaulted IRQ	0x0	R/W
		4	REFAA fault		REFAA faulted. Set this bit to Logic 1 to clear the REFAA faulted IRQ.	0x0	R/W
		3	REFA R _{DIV} resync		REFA R_{DIV} resync. Set this bit to Logic 1 to clear the REFA R_{DIV} resync IRQ	0x0	R/W
		2	REFA valid		REFA validated. Set this bit to Logic 1 to clear the REFA valid IRQ.	0x0	R/W
		1	REFA unfault		REFA unfaulted. Set this bit to Logic 1 to clear the REFA unfaulted IRQ.	0x0	R/W
		0	REFA Fault		REFA faulted. Set this bit to Logic 1 to clear the REFA faulted IRQ.	0x0	R/W
0x2009	REFB	7	REFBB R _{DIV} resync		REFBB R _{DIV} resync. Set this bit to Logic 1 to clear the REFBB R _{DIV} resync IRQ.	0x0	R/W
		6	REFBB valid		REFBB validated. Set this bit to Logic 1 to clear the REFBB valid IRQ.	0x0	R/W
		5	REFBB unfault		REFBB unfaulted. Set this bit to Logic 1 to clear the REFBB unfaulted IRQ.	0x0	R/W
		4	REFBB fault		REFBB faulted. Set this bit to Logic 1 to clear the REFBB faulted IRQ.	0x0	R/W
		3	REFB R _{DIV} resync		REFB R _{DIV} resync. Set this bit to Logic 1 to clear the REFB R _{DIV} resync IRQ.	0x0	R/W
		2	REFB valid		REFB validated. Set this bit to Logic 1 to clear the REFB valid IRQ.	0x0	R/W
		1	REFB unfault		REFB unfaulted. Set to this bit Logic 1 to clear the REFB unfaulted IRQ.	0x0	R/W
		0	REFB fault		REFB faulted. Set this bit to Logic 1 to clear the REFB faulted IRQ.	0x0	R/W
0x200A	Timestamp	[7:5]	Reserved		Reserved.	0x0	R
		4	Skew update		Skew measurement updated. Set this bit to Logic 1 to clear the reference input skew measurement updated IRQ.	0x0	R/W
		3	Timestamp 1 event		Timestamp 1 time code available. Set this bit to Logic 1 to clear the Timestamp 1 IRQ.	0x0	R/W
		2	Timestamp 0 event		Timestamp 0 time code available. Set this bit to Logic 1 to clear the Timestamp 0 IRQ.	0x0	R/W
		1	Auxiliary NCO 1 event		Auxiliary NCO 1 event. Set this bit to Logic 1 to clear the auxiliary NCO 1 IRQ.	0x0	R/W
		0	Auxiliary NCO 0 event		Auxiliary NCO 0 event. Set this bit to Logic 1 to clear the auxiliary NCO 0 IRQ.	0x0	R/W

IRQ MAP DPLLO CLEAR REGISTERS—REGISTER 0x200B TO REGISTER 0x200F

Table 85. IRQ Map DPLL0 Clear Register Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x200B	Lock	DPLL0 frequency clamp inactive	DPLL0 frequency clamp active	DPLL0 phase slew limiter inactive	DPLL0 phase slew limiter active	DPLL0 frequency unlock	DPLL0 frequency lock	DPLL0 phase unlock	DPLL0 Phase lock	0x00	R/W
0x200C	State	DPLL0 reference switching	DPLL0 freerun entered	DPLL0 holdover entered	DPLL0 enter hitless	DPLL0 exit hitless	DPLL0 history update	Reserved	DPLL0 phase step detect	0x00	R/W
0x200D	Fast acquisition		Reserved		DPLL0 N- divider resync	DPLL0 fast acquisition complete	DPLL0 fast acquisition started	Rese	rved	0x00	R/W
0x200E	Active profile	Rese	rved	DPLL0 Profile 5 active	DPLL0 Profile 4 active	DPLL0 Profile 3 active	DPLL0 Profile 2 active	DPLL0 Profile 1 active	DPLL0 Profile 0 active	0x00	R/W
0x200F	APLL		Reserved		DPLL0 distrib- ution sync	APLL0 unlock	APLL0 lock	APLL0 calibration complete	APLL0 calibration start	0x00	R/W

Table 86. IRQ Map DPLL1 Clear Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x2010 to		These regist	These registers mimic the IRQ Map DPLL0 registers (Register 0x200B through Register 0x200F),								
0x2014		but	the regis	ter addresses	are offset b	y 0x0005. All d	lefault valu	ies are identio	al.		

Table 87. IRQ Map DPLL0 Clear Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x200B	Lock	7	DPLL0 frequency clamp inactive		Frequency clamp deactivated. Set this bit to Logic 1 to clear IRQ for DPLL0 frequency clamp inactive.	0x0	R/W
		6	DPLL0 frequency clamp active		Frequency clamp activated. Set this bit to Logic 1 to clear IRQ for DPLL0 frequency clamp active.	0x0	R/W
		5	DPLL0 phase slew limiter inactive		Phase slew limiter deactivated. Set this bit to Logic 1 to clear IRQ for DPLL0 phase slew limiter deactivated.	0x0	R/W
		4	DPLL0 phase slew limiter active		Phase slew limiter activated. Set this bit to Logic 1 to clear IRQ for DPLL0 phase slew limiter activated.	0x0	R/W
		3	DPLL0 frequency unlock		Frequency unlocked. Set this bit to Logic 1 to clear IRQ for DPLL0 FLD (lock to unlock transition).	0x0	R/W
		2	DPLL0 frequency locked		Frequency locked. Set this bit to Logic 1 to clear IRQ for DPLL0 frequency unlock detect (unlock to lock transition).	0x0	R/W
		1	DPLL0 phase unlock		Phase unlocked. Set this bit to Logic 1 to clear IRQ for DPLL0 PLD (lock to unlock transition).	0x0	R/W
		0	DPLL0 phase locked		Phase locked. Set this bit to Logic 1 to clear IRQ for DPLL0 phase unlock detect (unlock to lock transition).	0x0	R/W
0x200C	State	7	DPLL0 reference switching		Reference switching. Set this bit to Logic 1 to clear IRQ for DPLL0 reference input switching.	0x0	R/W
		6	DPLL0 freerun entered		Freerun mode entered. Set this bit to Logic 1 to clear IRQ for DPLL0 freerun mode entered.	0x0	R/W
		5	DPLL0 holdover entered		Holdover mode entered. Set this bit to Logic 1 to clear IRQ for DPLL0 holdover mode entered.	0x0	R/W
		4	DPLL0 enter hitless		Hitless mode entered. Set this bit to Logic 1 to clear IRQ for DPLL0 hitless mode entered.	0x0	R/W
		3	DPLL0 exit hitless		Hitless mode exited. Set this bit to Logic 1 to clear IRQ for DPLL0 hitless mode exited.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		2	DPLL0 history update		Holdover history updated. Set this bit to Logic 1 to clear IRQ for DPLL0 tuning word holdover history updated.	0x0	R/W
		1	Reserved		Reserved.	0x0	R
		0	DPLL0 phase step detected		Phase step detected. Set to Logic 1 to clear IRQ for DPLL0 reference input phase step detected.	0x0	R/W
0x200D		[7:5]	Reserved		Reserved.	0x0	R
	acqui- sition	4	DPLL0 N-divider resync		N-divider resynchronized. Set this bit to Logic 1 to clear IRQ for DPLL0 N-divider resync.	0x0	R/W
		3	DPLL0 fast acquisition complete		Fast acquisition complete. Set this bit to Logic 1 to clear IRQ for DPLL0 fast acquisition complete.	0x0	R/W
		2	DPLL0 fast acquisition started		Fast acquisition started. Set this bit to Logic 1 to clear IRQ for DPLL0 fast acquisition started.	0x0	R/W
		[1:0]	Reserved		Reserved.	0x0	R/W
0x200E	Active	[7:6]	Reserved		Reserved.	0x0	R
	profile	5	DPLL0 Profile 5 active		Profile 5 active. Set this bit to Logic 1 to clear IRQ for DPLL0 Profile 5 activated.	0x0	R/W
		4	DPLL0 Profile 4 active		Profile 4 active. Set this bit to Logic 1 to clear IRQ for DPLL0 Profile 4 activated.	0x0	R/W
		3	DPLL0 Profile 3 active		Profile 3 active. Set this bit to Logic 1 to clear IRQ for DPLL0 Profile 3 activated.	0x0	R/W
		2	DPLL0 Profile 2 active		Profile 2 active. Set this bit to Logic 1 to clear IRQ for DPLL0 Profile 2 activated.	0x0	R/W
		1	DPLL0 Profile 1 active		Profile 1 active. Set this bit to Logic 1 to clear IRQ for DPLL0 Profile 1 activated.	0x0	R/W
		0	DPLL0 Profile 0 active		Profile 0 active. Set this bit to Logic 1 to clear IRQ for DPLL0 Profile 0 activated.	0x0	R/W
0x200F	APLL	[7:5]	Reserved		Reserved.	0x0	R
		4	DPLL0 distribution sync		Clock distribution synced. Set this bit to Logic 1 to clear IRQ for DPLL0 clock distribution synced.	0x0	R/W
		3	APLL0 unlock		Unlock detect. Set this bit to Logic 1 to clear IRQ for APLLO lock detect (lock to unlock transition).	0x0	R/W
		2	APLL0 lock		Lock Detect. Set this bit to Logic 1 to clear IRQ for APLL0 lock detect (unlock to lock transition).	0x0	R/W
		1	APLL0 calibration complete		Calibration complete. Set this bit to Logic 1 to clear IRQ for APLL0 calibration complete.	0x0	R/W
		0	APLL0 calibration start		Calibration start. Set this bit to Logic 1 to clear IRQ for APLLO calibration start.	0x0	R/W

OPERATIONAL CONTROL CHANNEL 0 REGISTERS—REGISTER 0x2100 TO REGISTER 0x2107

Table 88. Operational Control Channel 0 Register Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x2100	Power down and calibration	Reserved						Calibrate APLL0	Power down Channel 0	0x00	R/W
0x2101	All Channel 0 control	Reserved				Sync all Channel 0 drivers	Reset all Channel 0 drivers	Mute all Channel 0 drivers	N-shot request Channel 0	0x00	R/W
0x2102	Divider Q0A	Reserved		Reset OUT0A/OUT0AA	Power down OUT0A/OUT0AA	Mute OUT0AA	Mute OUT0A	Reset Q0AA	Reset Q0A	0x00	R/W
0x2103	Divider Q0B	Reserved		Reset OUT0B/ OUT0BB	Power down OUT0B/OUT0BB	Mute OUT0BB	Mute OUT0B	Reset Q0BB	Reset Q0B	0x00	R/W
0x2104	Divider Q0C	Reserved		Reset OUT0C/ OUT0CC	Power down OUT0C/OUT0CC	Mute OUT0CC	Mute OUT0C	Reset Q0CC	Reset Q0C	0x00	R/W
0x2105	DPLL0 mode	Enable step detect reference fault	DPLL0	assign translation p	orofile	DPLL0 transla select mode	ation profile	DPLL0 force holdover	DPLL0 force freerun	0x00	R/W
0x2106	DPLL0 fast acquisition mode	Reserved				Enable DPLL0 fast acquisition no output	Enable DPLL0 fast acquisition first	Enable DPLL0 fast acquisition from holdover	Enable DPLL0 fast acquisition from freerun	0x00	R/W
0x2107	Clear state	Reserved			Channel 0 automute clear	Clear DPLL0 fast acquisition done	Reserved	DPLL0 clear history	Channel 0 autosync one-shot	0x00	R/W

Table 89. Operational Control Channel 0 Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2100	Power down and calibration	[7:2]	Reserved		Reserved.	0x0	R
		1	Calibrate APLL0		APLLO voltage controlled oscillator (VCO) calibration. Setting this bit from Logic 0 to Logic 1 performs the APLL VCO calibration on the next input/output update. VCO calibration must be done during initial configuration and any time the nominal APLL VCO frequency changes. VCO calibration must be performed after the APLL dividers are configured and the desired APLL input frequency is present. This bit field is not self clearing, and it is recommended that the user write a Logic 0 to this bit field after performing the VCO calibration.	0x0	R/W
		0	Power down Channel 0		Power down Channel 0. Setting this bit to Logic 1 powers all blocks in Channel 0. All Channel 0 outputs are tristated.	0x0	R/W
0x2101	All Channel 0 control	[7:4]	Reserved		Reserved.	0x0	R
		3	Sync all Channel 0 drivers		Synchronize All Channel 0 Drivers. If making the output driver static without resetting the corresponding Q Divider, use the mute bit in this register instead. The driver powerdown bit must tristate the output driver. Logic 0: Normal operation. Logic 1: All Channel 0 output drivers are held in a static state at the corresponding Q dividers are held in reset. In the sync state, differential drivers are held in a muted state. Releasing from Logic 1 to Logic 0 initializes all outputs synchronously.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		2	Reset all Channel 0 drivers		Reset All Channel 0 drivers. The reset function is identical to the Mute All Channel 0 drivers bit in this register, except the mute function delays muting an output driver to avoid a runt pulse, whereas the reset function mutes the output driver immediately. Both the reset and mute functions contain logic to prevent runt pulses while unmuting an output driver.	0x0	R/W
		1	Mute all Channel 0 drivers		Mute All Channel 0 drivers. The driver power-down bit must tristate the output driver. Logic 0: Channel 0 drivers are unmuted. The output drivers contain logic to prevent runt pulses while transitioning from a mute to unmute state. Logic 1: Channel 0 drivers are muted. In the muted state, differential drivers are held in a state in which the positive leg of the differential driver is static low, while the complimentary output is static high.	0x0	R/W
		0	N-shot request Channel 0		Channel 0 JESD204B N-shot Request. In most cases, return this bit to zero to avoid unwanted retriggering of the N-shot generators. Logic 0: Normal operation (JESD204B N-shot not requested). Logic 1: Channel 0 JESD204B N-shot request. This bit is in a buffered register, meaning an input/output update must follow this register write.	0x0	R/W
)x2102	Divider	[7:6]	Reserved		Reserved.	0x0	R
	Q0A	5	Reset OUT0A/OUT0AA		Reset OUTOA and OUTOAA drivers. Use the driver power-down bits instead of this bit to tristate the output driver. The output drivers contain logic to prevent runt pulses while transitioning from a reset condition. The pin names for OUTOA/OUTOAA are OUTOAP/OUTOAN, respectively. Logic 0: Normal operation.	0x0	R/W
					Logic 1: OUT0A/AA is put immediately into reset and driven static low/high. In differential mode, OUT0AA is static high.		
		4	Power down OUT0A/OUT0AA		Power down OUT0A/OUT0AA. Logic 0: Normal Operation Logic 1: OUT0A/OUT0AA are powered down and tristated. OUT0A/OUT0AA correspond to Pins OUT0AP/OUT0AN, respectively.	0x0	R/W
		3	3 Mute OUT0AA		Mute OUTOAA. The output drivers contain logic to prevent runt pulses while transitioning both to and from a mute condition. The pin name for OUTOAA is OUTOAN. Logic 0: Normal operation. OUTOAA is unmuted. Logic 1: OUTOAA is muted and driven static low. Use the driver power-down bit instead of this bit to tristate the output driver. Setting this bit has no effect if OUTOA is in differential mode.	0x0	R/W
		2	Mute OUT0A		Mute OUTOA. Use the driver power-down bit of this bit to tristate the output driver. The output drivers contain logic to prevent runt pulses while transitioning both to and from a mute condition. The pin name for OUTOA is OUTOAP. Logic 0: Normal operation. OUTOA is unmuted. Logic 1: OUTOA is muted and driven static low. In differential mode, OUTOAA is static high.	0x0	R/W
		1	Reset Q0AA		Reset Divider Q0AA. Setting this bit to Logic 1 immediately puts the Q0AA divider into reset.	0x0	R/W
		0	Reset Q0A		Reset Divider Q0A. Setting this bit to Logic 1 immediately puts the Q0A divider into reset.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2103	Divider	[7:6]	Reserved		Reserved.	0x0	R
	QOB	5	Reset OUT0B/OUT0BB		Reset OUTOB and OUTOBB drivers. Use the driver power-down bit of this bit to tristate the output driver. The output drivers contain logic to prevent runt pulses while transitioning from a reset condition. The pin names for OUTOB/OUTOBB are OUTOBP/OUTOBN, respectively. Logic 0: Normal operation.	0x0	R/W
					Logic 1: OUT0B/OUT0BB is put immediately into reset and driven static low/high. In differential mode, OUT0BB is static high.		
		4	Power down OUT0B/OUT0BB		Power down OUT0B/OUT0BB.	0x0	R/W
					Logic 0: Normal operation. Logic 1: OUT0B/OUT0BB are powered down and tristated. OUT0B/OUT0BB correspond to Pins OUT0BP/OUT0BN, respectively.		
		3	Mute OUT0BB		Mute OUTOBB. The output drivers contain logic to prevent runt pulses while transitioning both to and from a mute condition. The pin name for OUTOBB is OUTOBN. Logic 0: Normal operation. OUTOBB is unmuted.	0x0	R/W
					Logic 1: OUT0BB is muted and driven static low. Use the driver power-down bit instead of this bit to tristate the output driver. Setting this bit has no effect if OUT0B is in differential mode.		
		2	Mute OUT0B		Mute OUT0B. Use the driver power-down bit instead of this bit to tristate the output driver. The output drivers contain logic to prevent runt pulses while transitioning both to and from a mute condition. The pin name for OUT0B is OUT0BP. Logic 0: Normal operation. OUT0B is unmuted.	0x0	R/W
					Logic 1: OUTOB is muted and driven static low. In differential mode, OUTOBB is static high.		5.044
		1	Reset Q0BB		Reset Divider Q0BB. Setting this bit to Logic 1 immediately puts the Q0BB divider into reset.	0x0	R/W
		0	Reset Q0B		Reset Divider Q0B. Setting this bit to Logic 1 immediately puts the Q0B divider into reset.	0x0	R/W
0x2104	Divider	[7:6]	Reserved		Reserved.	0x0	R
	Q0C	5	Reset OUTOC/OUTOCC		Reset OUTOC and CC Drivers. Use the driver power-down bit instead of this bit to tristate the output driver. The output drivers contain logic to prevent runt pulses while transitioning from a reset condition. The pin names for OUTOC/OUTOCC is OUTOCP/OUTOCCN, respectively. Logic 0: Normal operation. Logic 1: OUTOC/OUTOCC is put immediately into reset and driven static low/high. In differential mode, OUTOCC is	0x0	R/W
		4	Power down OUT0C/		static high. Power down OUT0C/OUT0CC.	0x0	R/W
			OUT0CC				
					Logic 0: Normal Operation Logic 1: OUTOC/OUTOCC are powered down and tristated. OUTOC/OUTOCC correspond to Pins OUTOCP/OUTOCN, respectively.		
		3	Mute OUT0CC		Mute OUTOCC. The output drivers contain logic to prevent runt pulses while transitioning both to and from a mute condition. The pin name for OUTOCC is OUTOCN	0x0	R/W
					Logic 0: Normal operation. OUTOCC is unmuted. Logic 1: OUTOCC is muted and driven static low. Use the driver power-down bit instead of this bit to tristate the output driver. Setting this bit has no effect if OUTOC is in differential mode.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		2	Mute OUT0C		Mute OUTOC. Use the driver power-down bit instead of this bit to tristate the output driver. The output drivers contain logic to prevent runt pulses while transitioning both to and from a mute condition. The pin name for OUTOC is OUTOCP. Logic 0: Normal operation. OUTOC is unmuted. Logic 1: OUTOC is muted and driven static low. In differential mode, OUTOCC is static high.	0x0	R/W
		1	Reset Q0CC		Reset Divider QOCC. Setting this bit to Logic 1 immediately puts the QOCC divider into reset.	0x0	R/W
		0	Reset Q0C		Reset Divider QOC. Setting this bit to Logic 1 immediately puts the QOC divider into reset.	0x0	R/W
0x2105	DPLL0 mode	7	Enable step detect reference fault		Enable step detect reference fault.	0x0	R/W
					Logic 0: In the event that the phase step detector activates, DPLL0 ignores the clock edge that activated the step detector and initiates a new reference acquisition. Logic 1: Similar to Logic 0, but the input reference monitor is reset. In this case, validate the input reference prior to		
		[6:4]	DPLL0 assign translation profile		DPLL00 beginning a new reference input acquisition. DPLL0 manual translation profile assign. This 3-bit bit field controls which DPLL0 translation profile is selected when DPLL0 is in manual mode. Manual mode is selected in the DPLL0 profile selection mode bit field.	0x0	R/W
				000	DPLL Translation Profile 0.0.		
				001			
					DPLL Translation Profile 0.2.		
				011			
					DPLL Translation Profile 0.4.		
				101			
				110, 111			
		[3:2]	DPLL0 translation profile select mode	110/111	DPLL0 translation profile selection mode. This 2-bit bit field controls how DPLL0 selects which translation profile to use.	0x0	R/W
				0			
				1	Manual profile selection with fallback to autoprofile selection. In this mode, the user chooses the profile to use. The DPLL uses the selected profile until it becomes invalid. At that time, the DPLL reverts to normal, priority-based profile selection.		
				2	Manual profile selection with fallback to holdover mode. In this mode, the user chooses the profile to use. The DPLL uses this profile until it becomes invalid. At that time, the DPLL reverts to holdover mode.		
				3	The user controls all operation.		
		1	DPLL0 force holdover		Force DPLL0 into holdover mode.	0x0	R/W
					Logic 0: Normal operation. Logic 1: DPLL0 is forced into holdover mode. In this mode, DPLL0 does not lock to any input references and behaves like a frequency synthesizer. If the DPLL0 history available bit is Logic 0, there is insufficient tuning word history, and DPLL0 uses its freerun tuning word instead of its accumulated tuning word history.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		0	DPLL0 force freerun		Force DPLL0 into freerun mode.	0x0	R/W
					Logic 0: Normal operation.		
					Logic 1: DPLL0 is forced into freerun mode. In this mode, DPLL0 does not lock to any input references and behaves like a frequency synthesizer.		
0x2106	DPLL0 fast acquisition mode	[7:4]	Reserved		Reserved.	0x0	R
		3	Enable DPLL0 fast acquisition no output		Enable DPLL0 fast acquisition If no outputs. Logic 0: Normal operation. A fast acquisition event on DPLL0 is permitted to occur regardless of whether or not the Channel 0 outputs receive a sync signal or not. When all four fast acquisition bits in this register are Logic 0, all four fast acquisition modes are enabled as though these four bits are all Logic 1. Logic 1: DPLL0 fast acquisition is enabled only if the none of the DPLL0 outputs receive a sync signal. The purpose of this bit is to ensure that none of the outputs are toggling during a fast acquisition sequence.	0x0	R/W
		2	Enable DPLL0 fast acquisition first		Enable DPLL0 fast acquisition only during first acquisition. Logic 0: DPLL0 fast acquisition mode is not dependent the status of the DPLL0 fast acquisition done bit. When all four fast acquisition bits in this register are Logic 0, all four fast acquisition modes are enabled as though these four bits are all Logic 1. Logic 1: DPLL0 fast acquisition is not enabled if the DPLL0 fast acquisition done bit is Logic 1. The purpose of this bit is	0x0	R/W
		1	Enable DPLL0 fast acquisition from holdover		to execute a fast acquisition sequence only once. Enable_DPLL0 fast acquisition from holdover mode. Logic 0: DPLL0 fast acquisition mode is not enabled when exiting holdover mode. When all four fast acquisition bits in this register are Logic 0, all four fast acquisition modes are enabled as though these four bits are all Logic 1. Logic 1: DPLL0 fast acquisition is enabled when exiting holdover mode.	0x0	R/W
		0	Enable DPLL0 fast acquisition from freerun		Enable_DPLL0 fast acquisition from freerun mode. Logic 0: DPLL0 fast acquisition mode is not enabled when exiting freerun mode. When all four fast acquisition bits in this register are Logic 0, all four fast acquisition modes are enabled as though these four bits are all Logic 1. Logic 1: DPLL0 fast acquisition is enabled when exiting freerun mode.	0x0	R/W
0x2107	Clear state	[7:5]	Reserved		Reserved.	0x0	R
0x2107	J.S. State	4	Channel 0 automute clear		Clear automute state. Setting this bit to Logic 1 allows the user to manually clear the automatic muting of Channel 0. This reinitializes the muting of outputs until the currently programmed condition in the DPLL0 autounmute mode bit field is satisfied.	0x0	R/W
		3	Clear DPLL0 fast acquisition done		Clear the DPLL0 fast acquisition done bit. Setting this autoclearing bit to Logic 1 clears the DPLL0 fast acquisition done bit.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		2	Reserved		Reserved.	0x0	R/W
		1	DPLL0 clear history		Clear DPLL0 tuning word history. Setting this bit to Logic 1 sets DPLL0 history available bit to Logic 0 and clears the internal tuning word history values for DPLL0. However, the DPLL0 tuning work history bit field remains intact until the processor calculates a new average and sets the DPLL0 history available bit to Logic 1, indicating a new average is available.	0x0	R/W
		0	Channel 0 clear autosync one-shot		Channel 0 clear autosync one-shot. This autoclearing bit rearms the autosync state machine for Channel 00. When used in conjunction with autosync mode = 01 binary, it is a convenient way to sync or resync the outputs. Logic 0: Normal operation. A clock distribution autosync event only occurs once per channel when an autosync condition is met. The autosync mode bit field controls when this happens. For example, the output sync on DPLL frequency lock. Logic 1: Clock distribution autosync is rearmed, and an	0x0	R/W
					output resync occurs when the next autosync event occurs. If the autosync mode bit field is set to 01b, setting this bit to Logic 1 triggers an immediate sync event provided that APLL0 is locked.		

OPERATIONAL CONTROL CHANNEL 1 REGISTERS—REGISTER 0x2200 TO REGISTER 0x2207

Table 90. Operational Control Channel 1 Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x2200	Power down and calibration	Reserved						Calibrate APLL1	Power down Channel 1	0x00	R/W
0x2201	All Channel 1 control	Reserved				Sync all Channel 1 drivers	Reset all Channel 1 drivers	Mute all Channel 1 drivers	N-shot request Channel 1	0x00	R/W
0x2202	Divider Q1A	Reserved		Reset OUT1A/ OUT1AA	Power down OUT1A/OUT1AA	Mute OUT1AA	Mute OUT1A	Reset Q1AA	Reset Q1A	0x00	R/W
0x2203	Divider Q1B	Reserved		Reset OUT1B/OUT1BB	Power down OUT1B/OUT1BB	Mute OUT1BB	Mute OUT1B	Reset Q1BB	Reset Q1B	0x00	R/W
0x2204	Reserved	Reserved						0x00	R/W		
0x2205	DPLL1 Mode	Enable DPLL1 assign translation step detect reference fault			profile	DPLL1 transla select mode	ation profile	DPLL1 force holdover	DPLL1 force freerun	0x00	R/W
0x2206	DPLL1 fast acquisition mode	Reserved				Enable DPLL1 fast acquisition no output	Enable DPLL1 fast acquisition first	Enable DPLL1 fast acquisition from holdover	Enable DPLL1 fast acquisition from freerun	0x00	R/W
0x2207	Clear state	Reserved			Channel 1 automute clear	Clear DPLL1 fast acquisition done	Reserved	DPLL1 clear history	Channel 1 autosync one-shot	0x00	R/W

Table 91. Operational Control Channel 1 Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2200	Power down and calibration	[7:2]	Reserved		Reserved.	0x0	R
		1	Calibrate APLL1		APLL1 VCO calibration. Setting this bit from Logic 0 to Logic 1 performs the APLL VCO calibration on the next input/output update. VCO calibration must be done during initial configuration and any time the nominal APLL VCO frequency changes. Perform VCO calibration after the APLL dividers are configured and the desired APLL input frequency is present. This bit field is not self clearing, and it is recommended that the user write a Logic 0 to this bit field after performing the VCO calibration.	0x0	R/W
		0	Power down Channel 1		Power down Channel 1. Setting this bit to Logic 1 powers all blocks in Channel 1. All Channel 1 outputs are tristated.	0x0	R/W
0x2201	All Channel 1 control	[7:4]	Reserved		Reserved.	0x0	R
		3	Sync all Channel 1 drivers		Synchronize all Channel 1 drivers. To make the output driver static without resetting the corresponding Q divider, use the mute bit in this register. Use the driver power-down bit to tristate the output driver. Logic 0: Normal operation. Logic 1: All Channel 1 output drivers are held in a static state at the corresponding Q dividers (held in reset). In the sync state, differential drivers are held in a muted state. Releasing from	0x0	R/W
		2	Reset all Channel 1 drivers		Logic 1 to Logic 0 initializes all outputs synchronously. Reset all channel 1 drivers. The reset function is identical to the Mute All Channel 1 drivers bit in this register, except the mute function delays muting an output driver to avoid a runt pulse, whereas the reset function mutes the output driver immediately. Both the reset and mute functions contain logic to prevent runt pulses while unmuting an output driver.	0x0	R/W
		1	Mute all Channel 1 drivers		Mute all Channel 1 drivers. Use the driver power-down bit to tristate the output driver. Logic 0: Channel 1 drivers are unmuted. The output drivers contain logic to prevent runt pulses while transitioning from a mute to unmute state. Logic 1: Channel 1 drivers are muted. In the muted state, differential drivers are held in a state in which the positive leg of the differential driver is static low, while the complimentary output is static high.	0x0	R/W
		0	N-shot request Channel 1		Channel 1 JESD204B N-shot request. In most cases, return this bit to zero to avoid unwanted retriggering of the N-shot generators. Logic 0: Normal operation (JESD204B N-shot not requested). Logic 1: Channel 1 JESD204B N-Shot request. This bit is in a buffered register, meaning that an input/output update must follow this register write.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2202	Divider	[7:6]	Reserved		Reserved.	0x0	R
	Q1A	A 5	Reset OUT1A/OUT1AA		Reset OUT1A and OUT1AA drivers. Use the driver power-down bit instead of this bit to tristate the output driver. The output drivers contain logic to prevent runt pulses while transitioning from a reset condition. The pin names for OUT1A/OUT1AA are OUT1AP/OUT1AN, respectively.	0x0	R/W
					Logic 0: Normal operation.		
					Logic 1: OUT1A/OUT1AA is put immediately into reset and driven static low/high. In differential mode, OUT1AA is static high.		
		4	Power down		Power down OUT1A/OUT1AA.	0x0	R/W
			OUT1A/OUT1AA		Logic 0: Normal operation.		
					Logic 1: OUT1A/OUT1AA are powered down and tristated. OUT1A/OUT1AA correspond to Pins OUT1AP/OUT1AN,		
					respectively.		
		3	Mute OUT1AA		Mute OUT1AA. The output drivers contain logic to prevent runt pulses while transitioning both to and from a mute condition. The pin name for OUT1AA is OUT1AN.	0x0	R/W
					Logic 0: Normal operation. OUT1AA is unmuted.		
					Logic 1: OUT1AA is muted and driven static low. Use the driver power-down bit instead of this bit to tristate the output driver. Setting this bit has no effect if OUT1A is in differential mode.		
		2	Mute OUT1A		Mute OUT1A. Use the driver power-down bit instead of this bit to tristate the output driver. The output drivers contain logic to prevent runt pulses while transitioning both to and from a mute condition. The pin name for OUT1A is OUT1AP.	0x0	R/W
					Logic 0: Normal operation. OUT1A is unmuted.		
					Logic 1: OUT1A is muted and driven static low. In differential mode, OUT1AA is be static high.		
		1	Reset Q1AA		Reset Divider Q1AA. Setting this bit to Logic 1 immediately puts the Q1AA divider into reset.	0x0	R/W
		0	Reset Q1A		Reset Divider Q1A. Setting this bit to Logic 1 immediately puts the Q1A divider into reset.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2203	Divider	[7:6]	Reserved		Reserved.	0x0	R
	Q1B	5	Reset OUT1B/OUT1BB		Reset OUT1B and OUT1BB drivers. Use the driver power-down bit instead of this bit to tristate the output driver. The output drivers contain logic to prevent runt pulses while transitioning from a reset condition. The pin names for OUT1B/OUT1BB are OUT1BP/OUT1BN, respectively.	0x0	R/W
					Logic 0: Normal operation. Logic 1: OUT1B/OUT1BB is put immediately into reset and driven static low/high. In differential mode, OUT1BB is static high.		
		4	Power down		Power down OUT1B/OUT1BB.	0x0	R/W
			OUT1B/OUT1BB		Logic 0: Normal operation. Logic 1: OUT1B/OUT1BB are powered down and tristated. OUT1B/OUT1BB correspond to Pins OUT1BP/OUT1BN, respectively.		
		3	Mute OUT1BB		Mute OUT1BB. The output drivers contain logic to prevent runt pulses while transitioning both to and from a mute condition. The pin name for OUT1BB is OUT1BN	0x0	R/W
					Logic 0: Normal operation. OUT1BB is unmuted. Logic 1: OUT1BB is muted and driven static low. Use the driver power-down bit instead of this bit in order to tristate the output driver. Setting this bit has no effect if OUT1B is in differential mode.		
		2	Mute OUT1B		Mute OUT1B. Use the driver power-down bit instead of this bit to tristate the output driver. The output drivers contain logic to prevent runt pulses while transitioning both to and from a mute condition. The pin name for OUT1B is OUT1BP Logic 0: Normal operation. OUT1B is unmuted. Logic 1: OUT0B is muted and driven static low. In differential mode, OUT1BB is static high.	0x0	R/W
		1	Reset Q1BB		Reset Divider Q1BB. Setting this bit to Logic 1 immediately puts the Q1BB divider into reset.	0x0	R/W
		0	Reset Q1B		Reset Divider Q1B. Setting this bit to Logic 1 immediately puts the Q1B divider into reset.	0x0	R/W
0x2205	DPLL1 mode	7	Enable step detect reference fault		Enable step detect reference fault. Logic 0: In the event that the phase step detector activates, DPLL1 ignores the clock edge that activates the step detector and initiates a new reference acquisition. Logic 1: Similar to Logic 0, but the input reference monitor is reset. In this case, the input reference must be validated	0x0	R/W
		[6:4]	DPLL1 assign translation profile		prior to DPLL1 beginning a new reference input acquisition. DPLL1 manual translation profile assign. This 3-bit bit field controls which DPLL1 translation profile is selected when DPLL1 is in manual mode. Manual mode is selected in the DPLL1 profile selection mode bit field.	0x0	R/W
				000	DPLL Translation Profile 1.0.		
				001			
				010			
				011			
				100			
					Do not use.		
				110, 111	טט ווטנ מזכ.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		[3:2]	DPLL1 translation profile select mode		DPLL1 translation profile selection mode. This 2-bit bit field controls how DPLL1 selects which translation profile to use.	0x0	R/W
				0	Fully automatic-based on priority-based selection. In this fully automatic mode, the DPLL state machine chooses the highest priority translation profile. If the DPLL is unable to find a profile per the selection process, it revert to either holdover (if there is sufficient tuning word history) or freerun mode. In the case of a tie, the lowest numbered profile is chosen.		
				1	Manual profile selection with fallback to autoprofile selection. In this mode, the user chooses the profile to use. The DPLL uses the selected profile until it becomes invalid. At that time, the DPLL reverts to normal, priority-based profile selection.		
				2	Manual profile selection with fallback to holdover mode. In this mode, the user chooses the profile to use. The DPLL uses this profile until it becomes invalid. At that time, the DPLL reverts to holdover mode.		
				3	The state of the s		5 711
		1	DPLL1 force holdover		Force DPLL1 into holdover mode.	0x0	R/W
					Logic 0: Normal operation. Logic 1: DPLL1 is forced into holdover mode. In this mode, DPLL1 does not lock to any input references and behaves like a frequency synthesizer. If the DPLL1 history available bit is Logic 0, there is insufficient tuning word history, and DPLL1 uses its freerun tuning word instead of its accumulated tuning word history.		
		0	DPLL1 force freerun		Force DPLL1 into freerun mode.	0x0	R/W
					Logic 0: Normal operation.		
					Logic 1: DPLL1 is forced into freerun mode. In this mode, DPLL1 does not lock to any input references and behaves like a frequency synthesizer.		
0x2206	DPLL1 fast acquisition mode	[7:4]	Reserved		Reserved.	0x0	R
		3	Enable DPLL1 fast		Enable DPLL1 fast acquisition if no outputs.	0x0	R/W
			acquisition if no output		Logic 0: Normal operation. A fast acquisition event on DPLL1 is permitted to occur regardless of whether or not the Channel 1 outputs receive a sync signal or not. When all four fast acquisition bits in this register are Logic 0, all four fast acquisition modes are enabled as though these four bits are all Logic 1.		
					Logic 1: DPLL1 fast acquisition is enabled only if the none of the DPLL1 outputs receive a sync signal. The purpose of this bit is to ensure that none of the outputs are toggling during a fast acquisition sequence.		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		2	Enable DPLL1 fast		Enable DPLL1 fast acquisition only during first acquisition.	0x0	R/W
			acquisition first		Logic 0: DPLL1 fast acquisition mode is not dependent the status of the DPLL1 fast acquisition done bit. When all four fast acquisition bits in this register are Logic 0, all four fast acquisition modes are enabled as though these four bits are all Logic 1.		
					Logic 1: DPLL1 fast acquisition is not enabled if the DPLL1 fast acquisition done bit is Logic 1. The purpose of this bit is to execute a fast acquisition sequence only once.		
		1	Enable DPLL1 fast		Enable DPLL1 fast acquisition from holdover mode.	0x0	R/W
			acquisition from holdover		Logic 0: DPLL1 fast acquisition mode is not enabled when exiting holdover mode. When all four fast acquisition bits in this register are Logic 0, all four fast acquisition modes are enabled as though these four bits are all Logic 1.		
					Logic 1: DPLL1 fast acquisition is enabled when exiting holdover mode.		
		0	Enable DPLL1 fast		Enable DPLL1 fast acquisition from freerun mode.	0x0	R/W
			acquisition from freerun		Logic 0: DPLL1 fast acquisition mode is not enabled when exiting freerun mode. When all four fast acquisition bits in this register are Logic 0, all four fast acquisition modes are enabled as though these four bits are all Logic 1.		
					Logic 1: DPLL1 fast acquisition is enabled when exiting freerun mode.		
0x2207	Clear state	[7:5]	Reserved		Reserved.	0x0	R
		4	Channel 1 automute clear		Clear automute state. Setting this bit to Logic 1 allows the user to manually clear the automatic muting of Channel 1. This reinitializes the muting of outputs until the currently programmed condition in the DPLL1 autounmute mode bit field is satisfied.	0x0	R/W
		3	Clear DPLL1 fast acquisition done		Clear the DPLL1 fast acquisition done bit. Setting this autoclearing bit to Logic 1 clears the DPLL1 fast acquisition done bit.	0x0	R/W
		2	Reserved		Reserved.	0x0	R/W
		1	DPLL1 clear history		Clear DPLL1 tuning word history. Setting this bit to Logic 1 sets the DPLL1 history available bit to Logic 0 and clears the internal tuning word history values for DPLL1. However, the DPLL1 tuning work history bit field remains intact until the processor calculates a new average and sets the DPLL1 history available bit to Logic 1, indicating that a new average is available.	0x0	R/W
		0	Channel 1 clear autosync one-shot		Channel 1 clear autosync one-shot. This autoclearing bit rearms the autosync state machine for Channel 1. When used in conjunction with autosync mode = 01 binary, it is a convenient way to sync (or resync) the outputs.	0x0	R/W
					Logic 0: Normal operation. A clock distribution autosync event only occurs once per channel when an autosync condition is met. The autosync mode bit field controls when this happens. For example, output sync on DPLL frequency lock.		
					Logic 1: Clock distribution autosync is rearmed, and an output resync occurs when the next autosync event occurs. If the autosync mode bit field is set to 01b, setting this bit to Logic 1 triggers an immediate sync event provided that APLL1 is locked.		

AUXILIARY NCO 0 REGISTERS—REGISTER 0x2800 TO REGISTER 0x281E

Table 92. Auxiliary NCO 0 Registers Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bi	it 2	Bit 1		Bit 0	Reset	RW
0x2800	Center frequency				Α	uxiliar	y NC	00се	nter frequency [7:0]		0x00	R/W
0x2801	Center frequency				Αι	uxiliary	NCC	0 ce	nter frequency [15:8	3]		0x00	R/W
0x2802	Center frequency				Au	xiliary	NCO	0 cer	iter frequency [23:1	6]		0x00	R/W
0x2803	Center frequency				Au	xiliary	NCO	0 cer	iter frequency [31:2	4]		0x00	R/W
0x2804	Center frequency				Au	xiliary	NCO	0 cer	iter frequency [39:3	2]		0x00	R/W
0x2805	Center frequency				Au	xiliary	NCO	0 cer	iter frequency [47:4	0]		0x00	R/W
0x2806	Offset frequency				Au	xiliary	NCO	0 cer	iter frequency [55:4	8]		0x00	R/W
0x2807	Offset frequency		Auxiliary NCO 0 offset frequency [7:0]								0x00	R/W	
0x2808	Offset frequency		Auxiliary NCO 0 offset frequency [15:8]								0x00	R/W	
0x2809	Offset frequency		Auxiliary NCO 0 offset frequency [23:16]							0x00	R/W		
0x280A	Offsetg frequency		Auxiliary NCO 0 offset frequency [31:24]							0x00	R/W		
0x280B	Tag ratio		Auxiliary NCO 0 tag ratio [7:0]							0x00	R/W		
0x280C	Tag ratio		Auxiliary NCO 0 tag ratio [15:8]							0x00	R/W		
0x280D	Tag delta		Auxiliary NCO 0 tag delta [7:0]							0x00	R/W		
0x280E	Tag delta					Auxi	liary	NCO (Otag delta [15:8]			0x00	R/W
0x280F	Type adjust			Rese	erved				Auxiliary NCO 0 cy type	cle	Auxiliary NCO 0 delta type	0x00	R/W
0x2810	Delta rate limit					Auxilia	ry NO	CO 0 c	lelta rate limit [7:0]			0x00	R/W
0x2811	Delta rate limit				P	uxiliar	y NC	:O 0 d	elta rate limit [15:8]			0x00	R/W
0x2812	Delta rate limit				Α	uxiliar	/ NCC	O de	elta rate limit [23:16	·]		0x00	R/W
0x2813	Delta rate limit				Α	uxiliar	/ NCC	D 0 d∈	elta rate limit [31:24	.]		0x00	R/W
0x2814	Delta adjust					Αι	ıxilia	ry NC	O 0 delta [7:0]			0x00	R/W
0x2815	Delta adjust					Au	xiliar	ry NC	O delta [15:8]			0x00	R/W
0x2816	Delta adjust					Aux	kiliary	y NCC	0 delta [23:16]			0x00	R/W
0x2817	Delta adjust					Aux	kiliary	y NCC	0 delta [31:24]			0x00	R/W
0x2818	Delta adjust					Aux	kiliary	y NCC	0 delta [39:32]			0x00	R/W
0x2819	Cycle adjust		Auxiliary NCO 0 cycle aboslute [7:0]								0x00	R/W	
0x281A	Cycle adjust				P	Auxiliar	y NC	:O 0 c	ycle aboslute [15:8]			0x00	R/W
0x281B	Cycle adjust				А	uxiliar	y NC	ООсу	cle aboslute [23:16]		0x00	R/W
0x281C	Cycle adjust				А	uxiliar	y NC	ООсу	cle aboslute [31:24	.]		0x00	R/W
0x281D	Cycle adjust				A	uxiliar	y NC	ООсу	cle aboslute [39:32]		0x00	R/W
0x281E	Pulse width	Auxili	Auxiliary NCO 0 cycle aboslute [39:32] iliary NCO 0 pulse width exponent Auxiliary NCO 0 pulse width significand								n significand	0x00	R/W

Table 93. Auxiliary NCO 0 Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2800	Center frequency	[7:0]	Auxiliary NCO 0 center frequency [7:0]		Auxiliary NCO 0 center frequency. This 56-bit integer bit field contains the auxiliary NCO 0 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x00010000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2801	Center frequency	[7:0]	Auxiliary NCO 0 center frequency [15:8]		Auxiliary NCO 0 center frequency. This 56-bit integer bit field contains the auxiliary NCO 0 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x00010000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2802	Center frequency	[7:0]	Auxiliary NCO 0 center frequency [23:16]		Auxiliary NCO 0 center frequency. This 56-bit integer bit field contains the auxiliary NCO 0 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2803	Center frequency	[7:0]	Auxiliary NCO 0 center frequency [31:24]		Auxiliary NCO 0 center frequency. This 56-bit integer bit field contains the auxiliary NCO 0 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2804	Center frequency	[7:0]	Auxiliary NCO 0 center frequency [39:32]		Auxiliary NCO 0 center frequency. This 56-bit integer bit field contains the auxiliary NCO 0 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2805	Center frequency	[7:0]	Auxiliary NCO 0 center frequency [47:40]		Auxiliary NCO 0 center frequency. This 56-bit integer bit field contains the auxiliary NCO 0 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2806	Center frequency	[7:0]	Auxiliary NCO 0 center frequency [55:48]		Auxiliary NCO 0 center frequency. This 56-bit integer bit field contains the auxiliary NCO 0 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2807	Offset frequency	[7:0]	Auxiliary NCO 0 offset frequency [7:0]		Auxiliary NCO 0 offset frequency. This 32-bit unsigned integer bit field contains the auxiliary NCO 0 offset frequency. The units are in 2 Hz to 24 Hz. The upper 8 bits form the integer portion, and the lower 24 bits form the fractional portion. For example, program this bit field to 0x01000000 to achieve a 1 Hz center frequency. The maximum offset frequency is approximately 256 Hz.	0x0	R/W
0x2808	Offset frequency	[7:0]	Auxiliary NCO 0 offset frequency [15:8]		Auxiliary NCO 0 offset frequency. This 32-bit unsigned integer bit field contains the auxiliary NCO 0 offset frequency. The units are in 2 Hz to 24 Hz. The upper 8 bits form the integer portion, and the lower 24 bits form the fractional portion. For example, program this bit field to 0x01000000 to achieve a 1 Hz center frequency. The maximum offset frequency is approximately 256 Hz.	0x0	R/W
0x2809	Offset frequency	[7:0]	Auxiliary NCO 0 offset frequency [23:16]		Auxiliary NCO 0 offset frequency. This 32-bit unsigned integer bit field contains the auxiliary NCO 0 offset frequency. The units are in 2 Hz to 24 Hz. The upper 8 bits form the integer portion, and the lower 24 bits form the fractional portion. For example, program this bit field to 0x01000000 to achieve a 1 Hz center frequency. The maximum offset frequency is approximately 256 Hz.	0x0	R/W
0x280A	Offset frequency	[7:0]	Auxiliary NCO 0 offset frequency [31:24]		Auxiliary NCO 0 offset frequency. This 32-bit unsigned integer bit field contains the auxiliary NCO 0 offset frequency. The units are in 2 Hz to 24 Hz. The upper 8 bits form the integer portion, and the lower 24 bits form the fractional portion. For example, program this bit field to 0x01000000 to achieve a 1 Hz center frequency. The maximum offset frequency is approximately 256 Hz.	0x0	R/W
0x280B	Tag ratio	[7:0]	Auxiliary NCO 0 tag ratio [7:0]		Auxiliary NCO 0 tag ratio. This unsigned integer 16-bit bit field specifies the interval between tagged and untagged time stamps. The units are the period of the time stamp interval. A value of 0x0000 in this bit field disables the feature. A value of 0x0002 specifies that every third time stamp is tagged, for example.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x280C	Tag ratio	[7:0]	Auxiliary NCO 0 tag ratio [15:8]		Auxiliary NCO 0 tag ratio. This unsigned integer 16-bit bit field specifies the interval between tagged and untagged time stamps. The units are the period of the time stamp interval. A value of 0x0000 in this bit field disables the feature. A value of 0x0002 specifies that every third time stamp is tagged, for example.	0x0	R/W
0x280D	Tag delta	[7:0]	Auxiliary NCO 0 tag delta [7:0]		Auxiliary NCO 0 tag delta. This autoclearing, signed integer 16-bit bit field shifts the phase of tagged time stamps. The units are the period of the time stamp interval.	0x0	R/W
0x280E	Tag delta	[7:0]	Auxiliary NCO 0 tag delta [15:8]		Auxiliary NCO 0 tag delta. This autoclearing, signed integer 16-bit bit field shifts the phase of tagged time stamps. The units are the period of the time stamp interval.	0x0	R/W
0x280F Type	Туре	[7:2]	Reserved		Reserved.	0x0	R
	adjust	1	Auxiliary NCO 0 cycle type	0	Auxiliary NCO 0 cycle type. This bit controls the operation of the auxiliary NCO 0 cycle bit field. Absolute value. The unsigned, 40-bit auxiliary NCO 0 cycle bit field directly replaces the integer portion of the	0x0	R/W
				1	auxiliary NCO 0 time bit field. Relative change. The signed, 40-bit auxiliary NCO 0 cycle bit field increments or decrements the integer portion of the auxiliary NCO 0 time bit field relative to its current value.		
		0	Auxiliary NCO 0 delta type		Auxiliary NCO 0 delta type. This bit specifies the units when programming the size of the phase offset of the auxiliary NCO (using the auxiliary NCO 0 delta register).	0x0	R/W
				0	Delta T. The absolute time offset specified in units of picoseconds. Delta UI. The relative phase offset specified as a fraction of the auxiliary NCO period and with a total range of -1/2 UI to approximately -1/2 UI.		
0x2810	Delta rate limit	[7:0]	Auxiliary NCO 0 delta rate limit [7:0]		Auxiliary NCO 0 delta rate limit. This unsigned, 32-bit bit field controls the slew rate limit of Auxiliary NCO 0 while phase slewing due to a phase offset change. The units are 2 UI to 36 UI. For example, for a slew limit of 1 μs/s, the required value is 10 to 6/2 to 36, which equals 68,719 decimal (0x00010C6F). This feature is disabled when this bit field is set to 0x00000000.	0x0	R/W
0x2811	Delta rate limit	[7:0]	Auxiliary NCO 0 delta rate limit [15:8]		Auxiliary NCO 0 delta rate limit. This unsigned, 32-bit bit field controls the slew rate limit of Auxiliary NCO 0 while phase slewing due to a phase offset change. The units are 2 UI to 36 UI. For example, for a slew limit of 1 μ s/s, the required value is 10 to 6/2 to 36, which equals 68,719 decimal (0x00010C6F). This feature is disabled when this bit field is set to 0x00000000.	0x0	R/W
0x2812	Delta rate limit	[7:0]	Auxiliary NCO 0 delta rate limit [23:16]		Auxiliary NCO 0 delta rate limit. This unsigned, 32-bit bit field controls the slew rate limit of Auxiliary NCO 0 while phase slewing due to a phase offset change. The units are 2 UI to 36 UI. For example, for a slew limit of 1 µs/s, the required value is 10 to 6/2 to 36, which equals 68,719 decimal (0x00010C6F). This feature is disabled when this bit field is set to 0x000.00000.	0x0	R/W
0x2813	Delta rate limit	[7:0]	Auxiliary NCO 0 delta rate limit [31:24]		Auxiliary NCO 0 delta rate limit. This unsigned, 32-bit bit field controls the slew rate limit of Auxiliary NCO 0 while phase slewing due to a phase offset change. The units are 2 UI to 36 UI I. For example, for a slew limit of 1 μ s/s, the required value is 10 to 6/2 to 36, which equals 68,719 decimal (0x00010C6F). This feature is disabled when this bit field is set to 0x000000000.	0x0	R/W

Addr.	Name	Bits	Bit Name Se	ettings	Description	Reset	Access
0x2814	Delta adjust	[7:0]	Auxiliary NCO 0 Delta [7:0]		Auxiliary NCO 0 delta. This signed, twos compliment, 40-bit integer bit field is the amount of phase shift of auxiliary NCO 0. The units of this bit field depend on the setting of the Auxiliary NCO 0 delta type register.	0x0	R/W
		[7:0]	Auxiliary NCO 0 Delta T [7:0]		Auxiliary NCO 0 Delta T. When the Auxiliary NCO 0 delta type bit is Logic 0, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in picoseconds) of Auxiliary NCO 0.	0x0	R/W
		[7:0]	Auxiliary NCO 0 delta UI [7:0]		Auxiliary NCO 0 delta UI. When the Auxiliary NCO 0 delta type bit is Logic 1, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in unit intervals) of Auxiliary NCO 0 relative to 360°. The allowable range is from –1/2 UI to approximately +1/2 UI.	0x0	R/W
0x2815	Delta adjust	[7:0]	Auxiliary NCO 0 delta [15:8]		Auxiliary NCO 0 delta. This signed, twos compliment, 40-bit integer bit field is the amount of phase shift of auxiliary NCO 0. The units of this bit field depend on the setting of the Auxiliary NCO 0 delta type register.	0x0	R/W
		[7:0]	Auxiliary NCO 0 delta T [15:8]		Auxiliary NCO 0 delta T. When the Auxiliary NCO 0 delta type bit is Logic 0, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in picoseconds) of Auxiliary NCO 0.	0x0	R/W
		[7:0]	Auxiliary NCO 0 delta UI [15:8]		Auxiliary NCO 0 delta UI. When the Auxiliary NCO 0 delta type bit is Logic 1, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in unit intervals) of Auxiliary NCO 0 relative to 360°. The allowable range is from –1/2 UI to approximately +1/2 UI.	0x0	R/W
	Delta adjust	[7:0]	Auxiliary NCO 0 delta [23:16]		Auxiliary NCO 0 delta. This signed, twos compliment, 40-bit integer bit field is the amount of phase shift of Auxiliary NCO 0. The units of this bit field depend on the setting of the Auxiliary NCO 0 delta type register.	0x0	R/W
		[7:0]	Auxiliary NCO 0 delta T [23:16]		Auxiliary NCO 0 delta T. When the Auxiliary NCO 0 delta type bit is Logic 0, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in picoseconds) of Auxiliary NCO 0.	0x0	R/W
		[7:0]	Auxiliary NCO 0 delta UI [23:16]		Auxiliary NCO 0 delta UI. When the Auxiliary NCO 0 delta type bit is Logic 1, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in unit intervals) of Auxiliary NCO 0 relative to 360°. The allowable range is from -1/2 UI to approximately +1/2 UI.	0x0	R/W
0x2817	Delta adjust	[7:0]	Auxiliary NCO 0 delta [31:24]		Auxiliary NCO 0 delta. This signed, twos compliment, 40-bit integer bit field is the amount of phase shift of auxiliary NCO 0. The units of this bit field depend on the setting of the Auxiliary NCO 0 delta type register.	0x0	R/W
		[7:0]	:0] Auxiliary NCO 0	Auxiliary NCO 0 delta T. When the Auxiliary NCO 0 delta type bit is Logic 0, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in picoseconds) of Auxiliary NCO 0.	0x0	R/W	
		[7:0]	Auxiliary NCO 0 delta UI [31:24]		Auxiliary NCO 0 Delta UI. When the Auxiliary NCO 0 delta type bit is Logic 1, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in unit intervals) of Auxiliary NCO 0 relative to 360°. The allowable range is from -1/2 UI to approximately +1/2 UI.	0x0	R/W
0x2818	Delta adjust	[7:0]	Auxiliary NCO 0 Delta[39:32]		Auxiliary NCO 0 delta. This signed, twos compliment, 40-bit integer bit field is the amount of phase shift of Auxiliary NCO 0. The units of this bit field depend on the setting of the Auxiliary NCO 0 delta type register.	0x0	R/W
		[7:0]	Auxiliary NCO 0 delta T [39:32]		Auxiliary NCO 0 delta T. When the Auxiliary NCO 0 delta type bit is Logic 0, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in picoseconds) of Auxiliary NCO 0.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		[7:0]	Auxiliary NCO 0 delta UI [39:32]		Auxiliary NCO 0 delta UI. When the Auxiliary NCO 0 delta type bit is Logic 1, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in unit intervals) of auxiliary NCO 0 relative to 360°. The allowable range is from -1/2 UI to approximately +1/2 UI.	0x0	R/W
0x2819	Cycle adjust	[7:0]	Auxiliary NCO 0 cycle absolute [7:0]		Auxiliary NCO 0 cycle absolute value. When the Auxiliary NCO 0 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 0 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 0 cycle relative change [7:0]		Auxiliary NCO 0 cycle relative change. When the Auxiliary NCO 0 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 0 time bit field relative to its current value.	0x0	R/W
0x281A	Cycle adjust	[7:0]	Auxiliary NCO 0 cycle absolute [7:0]		Auxiliary NCO 0 cycle absolute value. When the Auxiliary NCO 0 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 0 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 0 cycle relative change [7:0]		Auxiliary NCO 0 cycle relative change. When the Auxiliary NCO 0 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 0 time bit field relative to its current value.	0x0	R/W
0x281B	Cycle adjust	[7:0]	Auxiliary NCO 0 cycle absolute [7:0]		Auxiliary NCO 0 cycle absolute value. When the Auxiliary NCO 0 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 0 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 0 cycle relative change [7:0]		Auxiliary NCO 0 cycle relative change. When the Auxiliary NCO 0 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 0 time bit field relative to its current value.	0x0	R/W
0x281C	Cycle adjust	[7:0]	Auxiliary NCO 0 cycle absolute [7:0]		Auxiliary NCO 0 cycle absolute value. When the Auxiliary NCO 0 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 0 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 0 cycle relative change [7:0]		Auxiliary NCO 0 cycle relative change. When the Auxiliary NCO 0 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 0 time bit field relative to its current value.	0x0	R/W
0x281D	Cycle adjust	[7:0]	Auxiliary NCO 0 cycle absolute [7:0]		Auxiliary NCO 0 cycle absolute value. When the Auxiliary NCO 0 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 0 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 0 cycle relative change [7:0]		Auxiliary NCO 0 cycle relative change. When the Auxiliary NCO 0 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 0 time bit field relative to its current value.	0x0	R/W
0x281E	Pulse width	[7:4]	Auxiliary NCO 0 pulse width exponent		Auxiliary NCO 0 pulse width exponent. This 4-bit bit field allows the user to adjust the duration of the auxiliary NCO pulse generator. The pulse width is determined by the following formula: Pulse width = $(96/f_s) \times (1 + S + 2(E + 5))$, where E is the value of this register, f_s is the system clock frequency, and S is the value of the Auxiliary NCO 0 pulse width significand bit field.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		[3:0]	Auxiliary NCO 0 pulse width significand		Auxiliary NCO 0 pulse width significand. This 4-bit bit field allows the user to adjust the duration of the Auxiliary NCO pulse generator. The pulse width is determined by the following formula:	0x0	R/W
					Pulse width = $(96/f_s) \times (1 + S + 2(E + 5))$, where E is the value of this register, f_s is the system clock frequency, and S is the value of the Auxiliary NCO 0 pulse width exponent bit field.		

AUXILIARY NCO 1 REGISTERS—REGISTER 0x2840 TO REGISTER 0x285E

Table 94. Auxiliary NCO 1 Register Summary

Reg.	Name	Bit 7 B	it 6	Bit 5	Bit 4	Bit 3	В	it 2	Bit 1		Bit 0	Reset	RW
0x2840	Center frequency				1	Auxiliar	/ NC	O 1 ce	enter frec	uency [7:0]		0x00	R/W
0x2841	Center frequency				A	uxiliary	NCC) 1 ce	nter freq	uency [15:8]		0x00	R/W
0x2842	Center frequency				A	uxiliary	NCO	1 cer	nter frequ	ency [23:16]		0x00	R/W
0x2843	Center frequency				A	uxiliary	NCO	1 cer	nter frequ	ency [31:24]		0x00	R/W
0x2844	Center frequency				A	uxiliary	NCO	1 cer	nter frequ	ency [39:32]		0x00	R/W
0x2845	Center frequency				A	uxiliary	NCO	1 cer	nter frequ	ency [47:40]		0x00	R/W
0x2846	Center frequency				A	uxiliary	NCO	1 cer	nter frequ	ency [55:48]		0x00	R/W
0x2847	Center frequency		Auxiliary NCO 1 offset frequency [7:0]									0x00	R/W
0x2848	Center frequency		Auxiliary NCO 1 offset frequency [15:8]								0x00	R/W	
0x2849	Center frequency		Auxiliary NCO 1 offset frequency [23:16]								0x00	R/W	
0x284A	Center frequency		Auxiliary NCO 1 offset frequency [31:24]							0x00	R/W		
0x284B	Tag ratio		Auxiliary NCO 1 tag ratio [7:0]							0x00	R/W		
0x284C	Tag ratio					Auxi	liary	NCO	1 tag rati	o [15:8]		0x00	R/W
0x284D	Tag delta		Auxiliary NCO 1 tag delta [7:0]							0x00	R/W		
0x284E	Tag delta		Auxiliary NCO 1 tag delta [15:8]							0x00	R/W		
0x284F	Type adjust			Rese	erved				Auxiliar type	y NCO 1 cycle	Auxiliary NCO 1 delta type	0x00	R/W
0x2850	Delta rate limit					Auxilia	ry NO	CO 1 c	delta rate	limit [7:0]		0x00	R/W
0x2851	Delta rate limit					Auxiliar	y NC	:O 1 d	elta rate	limit [15:8]		0x00	R/W
0x2852	Delta rate limit				ŀ	Auxiliary	/ NC	O 1 de	elta rate l	imit [23:16]		0x00	R/W
0x2853	Delta rate limit				P	Auxiliary	/ NC	0 1 de	elta rate l	imit [31:24]		0x00	R/W
0x2854	Delta adjust					Αι	ıxilia	ry NC	O 1 delta	[7:0]		0x00	R/W
0x2855	Delta adjust					Au	xiliar	ry NC0	O 1 delta	[15:8]		0x00	R/W
0x2856	Delta adjust					Aux	iliary	y NCC	1 delta	[23:16]		0x00	R/W
0x2857	Delta adjust					Aux	iliary	y NCC	1 delta	31:24]		0x00	R/W
0x2858	Delta adjust					Aux	iliary	y NCC	1 delta	[39:32]		0x00	R/W
0x2859	Cycle adjust		Auxiliary NCO 1 cycle aboslute [7:0]							0x00	R/W		
0x285A	Cycle adjust		Auxiliary NCO 1 cycle aboslute [15:8]							0x00	R/W		
0x285B	Cycle adjust				ı	Auxiliary	/ NC	01 су	cle abos	lute [23:16]		0x00	R/W
0x285C	Cycle adjust				-	Auxiliary	/ NC	01су	cle abos	lute [31:24]		0x00	R/W
0x285D	Cycle adjust		Auxiliary NCO 1 cycle aboslute [39:32]								0x00	R/W	
0x285E	Pulse width	Auxiliary	liary NCO 1 pulse width Auxiliary NCO 1 pulse width significand exponent								0x00	R/W	

Table 95. Auxiliary NCO 1 Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2800	Center frequency	[7:0]	Auxiliary NCO 1 center frequency [7:0]		Auxiliary NCO 1 center frequency. This 56-bit integer bit field contains the auxiliary NCO 1 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2801	Center frequency	[7:0]	Auxiliary NCO 1 center frequency [15:8]		Auxiliary NCO 1 center frequency. This 56-bit integer bit field contains the auxiliary NCO 1 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2802	Center frequency	[7:0]	Auxiliary NCO 1 center frequency [23:16]		Auxiliary NCO 1 center frequency. This 56-bit integer bit field contains the auxiliary NCO 1 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2803	Center frequency	[7:0]	Auxiliary NCO 1 center frequency [31:24]		Auxiliary NCO 1 center frequency. This 56-bit integer bit field contains the auxiliary NCO 1 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2804	Center frequency	[7:0]	Auxiliary NCO 1 center frequency [39:32]		Auxiliary NCO 1 center frequency. This 56-bit integer bit field contains the auxiliary NCO 1 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2805	Center frequency	[7:0]	Auxiliary NCO 1 center frequency [47:40]		Auxiliary NCO 1 center frequency. This 56-bit integer bit field contains the auxiliary NCO 1 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2806	Center frequency	[7:0]	Auxiliary NCO 1 center frequency [55:48]		Auxiliary NCO 1 center frequency. This 56-bit integer bit field contains the auxiliary NCO 1 center frequency. The units are in 2 Hz to 40 Hz. For example, program this bit field to 0x000100000000000 to achieve a 1 Hz center frequency. The maximum center frequency is approximately 65 kHz.	0x0	R/W
0x2807	Offset frequency	[7:0]	Auxiliary NCO 1 offset frequency [7:0]		Auxiliary NCO 1 offset frequency. This 32-bit unsigned integer bit field contains the auxiliary NCO 1 offset frequency. The units are in 2 Hz to 24 Hz. The upper 8 bits form the integer portion, and the lower 24 bits form the fractional portion. For example, program this bit field to 0x01000000 to achieve a 1 Hz center frequency. The maximum offset frequency is approximately 256 Hz.	0x0	R/W
0x2808	Offset frequency	[7:0]	Auxiliary NCO 1 offset frequency [15:8]		Auxiliary NCO 1 offset frequency. This 32-bit unsigned integer bit field contains the auxiliary NCO 1 offset frequency. The units are in 2 Hz to 24 Hz. The upper 8 bits form the integer portion, and the lower 24 bits form the fractional portion. For example, program this bit field to 0x01000000 to achieve a 1 Hz center frequency. The maximum offset frequency is approximately 256 Hz.	0x0	R/W
0x2809	Offset frequency	[7:0]	Auxiliary NCO 1 offset frequency [23:16]		Auxiliary NCO 1 offset frequency. This 32-bit unsigned integer bit field contains the auxiliary NCO 1 offset frequency. The units are in 2 Hz to 24 Hz. The upper 8 bits form the integer portion, and the lower 24 bits form the fractional portion. For example, program this bit field to 0x01000000 to achieve a 1 Hz center frequency. The maximum offset frequency is approximately 256 Hz.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x280A	Offset frequency	[7:0]	Auxiliary NCO 1 offset frequency [31:24]		Auxiliary NCO 1 offset frequency. This 32-bit unsigned integer bit field contains the auxiliary NCO 1 offset frequency. The units are in 2 Hz to 24 Hz. The upper 8 bits form the integer portion, and the lower 24 bits form the fractional portion. For example, program this bit field to 0x01000000 to achieve a 1 Hz center frequency. The maximum offset frequency is approximately 256 Hz.	0x0	R/W
0x280B	Tag ratio	[7:0]	Auxiliary NCO 1 tag ratio [7:0]		Auxiliary NCO 1 tag ratio. This unsigned integer 16-bit bit field specifies the interval between tagged and untagged time stamps. The units are the period of the time stamp interval. A value of 0x0000 in this bit field disables the feature. A value of 0x0002 specifies that every third time stamp is tagged, for example.	0x0	R/W
0x280C	Tag ratio	[7:0]	Auxiliary NCO 1 tag ratio [15:8]		Auxiliary NCO 1 tag ratio. This unsigned integer 16-bit bit field specifies the interval between tagged and untagged time stamps. The units are the period of the time stamp interval. A value of 0x0000 in this bit field disables the feature. A value of 0x0002 specifies that every third time stamp is tagged, for example.	0x0	R/W
0x280D	Tag delta	[7:0]	Auxiliary NCO 1 tag delta [7:0]		Auxiliary NCO 1 tag delta. This autoclearing, signed integer 16-bit bit field shifts the phase of tagged time stamps. The units are the period of the time stamp interval.	0x0	R/W
0x280E	Tag delta	[7:0]	Auxiliary NCO 1 tag delta [15:8]		Auxiliary NCO 1 tag delta. This autoclearing, signed integer 16-bit bit field shifts the phase of tagged time stamps. The units are the period of the time stamp interval.	0x0	R/W
	Туре	[7:2]	Reserved		Reserved.	0x0	R
	adjust	1	Auxiliary NCO 1 cycle type	0	Auxiliary NCO 1 cycle type. This bit controls the operation of the auxiliary NCO 1 cycle bit field. Absolute value. The unsigned, 40-bit auxiliary NCO 1 cycle bit field directly replaces the integer portion of the auxiliary NCO 1 time bit field. Relative change. The signed, 40-bit auxiliary NCO 1 cycle bit field increments or decrements the integer portion of the auxiliary NCO 1 time bit field relative to its current value.	0x0	R/W
		0	Auxiliary NCO 1 delta type	0	Auxiliary NCO 1 delta type. This bit specifies the units when programming the size of the phase offset of the auxiliary NCO (using the auxiliary NCO 1 delta register). Delta T. The absolute time offset specified in units of picoseconds. Delta UI. The relative phase offset specified as a fraction of the auxiliary NCO period and with a total range of -1/2 UI to approximately -1/2 UI.	0x0	R/W
0x2810	Delta rate limit	[7:0]	Auxiliary NCO 1 delta rate limit [7:0]		Auxiliary NCO 1 delta rate limit. This unsigned, 32-bit bit field controls the slew rate limit of Auxiliary NCO 1 while phase slewing due to a phase offset change. The units are 2 UI to 36 UI. For example, for a slew limit of 1 µs/s, the required value is 10 to 6/2 to 36, which equals 68,719 decimal (0x00010C6F). This feature is disabled when this bit field is set to 0x000000000.	0x0	R/W
0x2811	Delta rate limit	[7:0]	Auxiliary NCO 1 delta rate limit [15:8]		Auxiliary NCO 1 delta rate limit. This unsigned, 32-bit bit field controls the slew rate limit of Auxiliary NCO 1 while phase slewing due to a phase offset change. The units are 2 UI to 36 UI. For example, for a slew limit of 1 μ s/s, the required value is 10 to 6/2 to 36, which equals 68,719 decimal (0x00010C6F). This feature is disabled when this bit field is set to 0x00000000.	0x0	R/W

Addr.	Name	Bits	Bit Name S	Settings	Description	Reset	Access
0x2812	Delta rate limit	[7:0]	Auxiliary NCO 1 delta rate limit [23:16]		Auxiliary NCO 1 delta rate limit. This unsigned, 32-bit bit field controls the slew rate limit of Auxiliary NCO 1 while phase slewing due to a phase offset change. The units are 2 UI to 36 UI. For example, for a slew limit of 1 μ s/s, the required value is 10 to 6/2 to 36, which equals 68,719 decimal (0x00010C6F). This feature is disabled when this bit field is set to 0x00000000.	0x0	R/W
0x2813	Delta rate limit	[7:0]	Auxiliary NCO 1 delta rate limit [31:24]		Auxiliary NCO 1 delta rate limit. This unsigned, 32-bit bit field controls the slew rate limit of Auxiliary NCO 1 while phase slewing due to a phase offset change. The units are 2 UI to 36 UI. For example, for a slew limit of 1 μ s/s, the required value is 10 to 6/2 to 36, which equals 68,719 decimal (0x00010C6F). This feature is disabled when this bit field is set to 0x00000000.	0x0	R/W
0x2814	Delta adjust	[7:0]	Auxiliary NCO 1 Delta [7:0]		Auxiliary NCO 1 delta. This signed, twos compliment, 40-bit integer bit field is the amount of phase shift of auxiliary NCO 1. The units of this bit field depend on the setting of the Auxiliary NCO 1 delta type register.	0x0	R/W
		[7:0]	Auxiliary NCO 1 delta T [7:0]		Auxiliary NCO 1 Delta T. When the Auxiliary NCO 1 delta type bit is Logic 0, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in picoseconds) of Auxiliary NCO 1.	0x0	R/W
		[7:0]	Auxiliary NCO 1 delta UI [7:0]		Auxiliary NCO 1 delta UI. When the Auxiliary NCO 1 delta type bit is Logic 1, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in unit intervals) of Auxiliary NCO 1 relative to 360°. The allowable range is from –1/2 UI to approximately +1/2 UI.	0x0	R/W
0x2815	Delta adjust	[7:0]	Auxiliary NCO 1 delta [15:8]		Auxiliary NCO 1 delta. This signed, twos compliment, 40-bit integer bit field is the amount of phase shift of auxiliary NCO 1. The units of this bit field depend on the setting of the Auxiliary NCO 1 delta type register.	0x0	R/W
		[7:0]	Auxiliary NCO 1 delta T [15:8]		Auxiliary NCO 1 delta T. When the Auxiliary NCO 1 delta type bit is Logic 0, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in picoseconds) of Auxiliary NCO 1.	0x0	R/W
		[7:0]	Auxiliary NCO 1 delta UI [15:8]		Auxiliary NCO 1 delta UI. When the Auxiliary NCO 1 delta type bit is Logic 1, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in unit intervals) of Auxiliary NCO 1 relative to 360°. The allowable range is from –1/2 UI to approximately +1/2 UI.	0x0	R/W
0x2816	Delta adjust	[7:0]	Auxiliary NCO 1 delta [23:16]		Auxiliary NCO 1 delta. This signed, twos compliment, 40-bit integer bit field is the amount of phase shift of Auxiliary NCO 1. The units of this bit field depend on the setting of the Auxiliary NCO 1 delta type register.	0x0	R/W
		[7:0]	Auxiliary NCO 1 delta T [23:16]		Auxiliary NCO 1 delta T. When the Auxiliary NCO 1 delta type bit is Logic 0, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in picoseconds) of Auxiliary NCO 1.	0x0	R/W
		[7:0]	Auxiliary NCO 1 delta UI [23:16]		Auxiliary NCO 1 delta UI. When the Auxiliary NCO 1 delta type bit is Logic 1, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in unit intervals) of Auxiliary NCO 1 relative to 360°. The allowable range is from –1/2 UI to approximately +1/2 UI.	0x0	R/W

Addr.	Name	Bits	Bit Name S	Settings	Description	Reset	Access
0x2818	Delta adjust	[7:0]	Auxiliary NCO 1 delta [39:32]		Auxiliary NCO 1 delta. This signed, twos compliment, 40-bit integer bit field is the amount of phase shift of Auxiliary NCO 1. The units of this bit field depend on the setting of the Auxiliary NCO 1 delta type register.	0x0	R/W
		[7:0]	Auxiliary NCO 1 delta T [39:32]		Auxiliary NCO 1 delta T. When the Auxiliary NCO 1 delta type bit is Logic 0, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in picoseconds) of Auxiliary NCO 1.	0x0	R/W
		[7:0]	Auxiliary NCO 1 delta UI [39:32]		Auxiliary NCO 1 delta UI. When the Auxiliary NCO 1 delta type bit is Logic 1, this signed, twos compliment, 40-bit integer bit field is the amount of phase shift (in unit intervals) of auxiliary NCO 1 relative to 360°. The allowable range is from –1/2 UI to approximately +1/2 UI.	0x0	R/W
0x2819	Cycle adjust	[7:0]	Auxiliary NCO 1 cycle absolute [7:0]		Auxiliary NCO 1 cycle absolute value. When the Auxiliary NCO 1 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 1 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 1 cycle relative change [7:0]		Auxiliary NCO 1 cycle relative change. When the Auxiliary NCO 1 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 1 time bit field relative to its current value.	0x0	R/W
0x281A Cycle adjust		[7:0]	Auxiliary NCO 1 cycle absolute [7:0]		Auxiliary NCO 1 cycle absolute value. When the Auxiliary NCO 1 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 1 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 1 cycle relative change [7:0]		Auxiliary NCO 1 cycle relative change. When the Auxiliary NCO 1 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 1 time bit field relative to its current value.	0x0	R/W
0x281B	Cycle adjust	[7:0]	Auxiliary NCO 1 cycle absolute [7:0]		Auxiliary NCO 1 cycle absolute value. When the Auxiliary NCO 1 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 1 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 1 cycle relative change [7:0]		Auxiliary NCO 1 cycle relative change. When the Auxiliary NCO 1 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 1 time bit field relative to its current value.	0x0	R/W
0x281C	Cycle adjust	[7:0]	Auxiliary NCO 1 cycle absolute [7:0]		Auxiliary NCO 1 cycle absolute value. When the Auxiliary NCO 1 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 1 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 1 cycle relative change [7:0]		Auxiliary NCO 1 cycle relative change. When the Auxiliary NCO 1 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 1 time bit field relative to its current value.	0x0	R/W
0x281D	Cycle adjust	[7:0]	Auxiliary NCO 1 cycle absolute [7:0]		Auxiliary NCO 1 cycle absolute value. When the Auxiliary NCO 1 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 1 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 1 cycle relative change [7:0]		Auxiliary NCO 1 cycle relative change. When the Auxiliary NCO 1 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 1 time bit field relative to its current value.	0x0	R/W

Addr.	Name	Bits	Bit Name Se	ettings	Description	Reset	Access
0x281C	Cycle adjust	[7:0]	Auxiliary NCO 1 cycle absolute [7:0]		Auxiliary NCO 1 cycle absolute value. When the Auxiliary NCO 1 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 1 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 1 cycle relative change [7:0]		Auxiliary NCO 1 cycle relative change. When the Auxiliary NCO 1 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 1 time bit field relative to its current value.	0x0	R/W
0x281D	Cycle adjust	[7:0]	Auxiliary NCO 1 cycle absolute [7:0]		Auxiliary NCO 1 cycle absolute value. When the Auxiliary NCO 1 cycle type bit is Logic 0, this unsigned, 40-bit bit field allows the user to update the integer portion of the Auxiliary NCO 1 time bit field directly.	0x0	R/W
		[7:0]	Auxiliary NCO 1 cycle relative change [7:0]		Auxiliary NCO 1 cycle relative change. When the Auxiliary NCO 1 cycle type bit is Logic 1, this signed, 40-bit bit field allows the user to increment or decrement the integer portion of the Auxiliary NCO 1 time bit field relative to its current value.	0x0	R/W
0x281E	Pulse width	[7:4]	Auxiliary NCO 1 pulse width exponent		Auxiliary NCO 1 pulse width exponent. This 4-bit bit field allows the user to adjust the duration of the auxiliary NCO pulse generator. The pulse width is determined by the following formula:	0x0	R/W
					Pulse width = $(96/f_s) \times (1 + S + 2(E + 5))$, where E is the value of this register, f_s is the system clock frequency, and S is the value of the Auxiliary NCO 1 pulse width significand bit field.		
		[3:0]	Auxiliary NCO 1 pulse width significand		Auxiliary NCO 1 pulse width significand. This 4-bit bit field allows the user to adjust the duration of the Auxiliary NCO pulse generator. The pulse width is determined by the following formula:	0x0	R/W
					Pulse width = $(96/f_s) \times (1 + S + 2(E + 5))$, where E is the value of this register, f_s is the system clock frequency, and S is the value of the Auxiliary NCO 1 pulse width exponent bit field.		

TEMPERATURE SENSOR REGISTERS—REGISTER 0x2900 TO REGISTER 0x2906

Table 96. Temperature Sensor Register Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x2900	External temperature				1		External tempera	nture [7:0]		0x00	R/W
0x2901	External temperature						External tempera	ture [15:8]		0x00	R/W
0x2902	Temperature source		F	Reserve	d		Select DPLL0 delay temperature compensation source	Select DPLL1 delay temperature compensation source	Select SYSCLK temperature compensation source	0x00	R/W
0x2903	Low temperature alarm						Low temperature th	reshold [7:0]		0x00	R/W
0x2904	Low temperature alarm						Low temperature thi	eshold [15:8]		0x00	R/W
0x2905	High temperature alarm						High temperature th	reshold [7:0]		0x00	R/W
0x2906	High temperature alarm						High temperature th	reshold [15:8]		0x00	R/W

Table 97. Temperature Sensor Register Details

Addr.	Name		Bit Name	Settings	Description	Reset	Access
0x2900	External temp- erature	[7:0]	External temperature [7:0]		External temperature. This signed, 16-bit bit field is where the user inputs the temperature of a remote temperature sensor. Bits[6:0] contain the fractional part and Bits[14:7] contain the integer part. The value in this bit field is computed by multiplying the temperature (in degrees Celsius) by 128. This bit field is contained in two buffered registers, meaning that an input/output update is required after writing for the newly programmed value to take effect.	0x0	R/W
					For example, to enter a temperature of -15.6° C, $T = -15.6 \times 128 = -1997$ (decimal) = 0xF833.		
					To enter a temperature of 35.1° C, T = $35.1 \times 128 = 4493$ (decimal) = $0x118D$.		
0x2901	External temp- eratur	[7:0]	External temperature [15:8]		External temperature. This signed, 16-bit bit field is where the user inputs the temperature of a remote temperature sensor. Bits[6:0] contain the fractional part and Bits[14:7] contain the integer part. The value in this bit field is computed by multiplying the temperature (in degrees Celsius) by 128. This bit field is contained in two buffered registers, meaning that an input/output update is required after writing for the newly programmed value to take effect. For example, to enter a temperature of -15.6° C, $T = -15.6 \times 128 = -1997$ (decimal) = 0xF833.	0x0	R/W
02002	т	[7.2]	Dagamad		= 0x118D.	00	D.
0x2902	Temp- erature source	2	Reserved Select DPLL1 delay temperature compensation source		Reserved. DPLL1 delay compensation source. This bit allows the user to choose which temperature reading to use when compensating the temperature variation of the DPLL1 static phase offset.	0x0 0x0	R R/W
				0	Use the internal temperature sensor. Use the external temperature bit field.		
		1	Select DPLL0 Delay temperature compensation source	0	DPLL0 delay compensation source. This bit allows the user to choose which temperature reading to use when compensating the temperature variation of the DPLL0 static phase offset. Use the internal temperature sensor. Use the external temperature bit field.	0x0	R/W
		0	Select SYSCLK temperature compensation source	0	SYSCLK temperature compensation source. This bit allows the user to choose which temperature reading to use when compensating the system clock frequency temperature variation. Use the internal temperature sensor. Use the external temperature bit field.	0x0	R/W
0x2903	Low temp- erature alarm	[7:0]	Low temperature threshold [7:0]		Low Temperature threshold. This signed, 16-bit bit field contains the lower threshold of the internal temperature of the device before the temperature alarm is activated. Bits[6:0] contain the fractional part and Bits[14:7] contain the integer part. The value in this bit field is computed by multiplying the desired temperature setting (in degrees Celsius) by 128. This bit field is contained in two buffered registers, meaning that an input/output update is required after writing for the newly programmed value to take effect. The temperature sensor is intended to provide an indication of relative (but not necessarily absolute) temperature. For example, to enter a temperature of -15.6° C, $T = -15.6 \times 128 = -1997$ (decimal) = 0xF833. To enter a temperature of 35.1°C, $T = 35.1 \times 128 = 4493$ (decimal) = 0x118D.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2904	Low temp- erature alarm	[7:0]	Low temperature threshold [15:8]		Low Temperature threshold. This signed, 16-bit bit field contains the lower threshold of the internal temperature of the device before the temperature alarm is activated. Bits[6:0] contain the fractional part and Bits[14:7] contain the integer part. The value in this bit field is computed by multiplying the desired temperature setting (in degrees Celsius) by 128. This bit field is contained in two buffered registers, meaning that an input/output update is required after writing for the newly programmed value to take effect. The temperature sensor is intended to provide an indication of relative (but not necessarily absolute) temperature. For example, to enter a temperature of -15.6 °C, $T = -15.6 \times 128 = -1997$ (decimal) = $0xF833$. To enter a temperature of 35.1 °C, $T = 35.1 \times 128 = 4493$ (decimal) = $0x118D$.	0x0	R/W
0x2905	High temp- erature alarm	[7:0]	High temperature threshold [7:0]		High temperature threshold. This signed, 16-bit bit field contains the upper threshold of the internal temperature of the device before the temperature alarm is activated. Bits[6:0] contain the fractional part and Bits[14:7] contain the integer part. The value in this bit field is computed by multiplying the desired temperature setting (in degrees Celsius) by 128. This bit field is contained in two buffered registers, meaning that an input/output update is required after writing for the newly programmed value to take effect. The temperature sensor is intended to provide an indication of relative (but not necessarily absolute) temperature. For example, to enter a temperature of -15.6° C, $T = -15.6 \times 128 = -1997$ (decimal) = $0xF833$.	0x0	R/W
0x2906	High temp- erature alarm	[7:0]	High temperature threshold [15:8]		To enter a temperature of 35.1° C, $T = 35.1 \times 128 = 4493$ (decimal) = $0x118D$. High temperature threshold. This signed, 16-bit bit field contains the upper threshold of the internal temperature of the device before the temperature alarm is activated. Bits[6:0] contain the fractional part and Bits[14:7] contain the integer part. The value in this bit field is computed by multiplying the desired temperature setting (in degrees Celsius) by 128. This bit field is contained in two buffered registers, meaning that an input/output update is	0x0	R/W
					required after writing for the newly programmed value to take effect. The temperature sensor is intended to provide an indication of relative (but not necessarily absolute) temperature. For example, to enter a temperature of -15.6° C, $T = -15.6 \times 128 = -1997$ (decimal) = $0xF833$. To enter a temperature of 35.1° C, $T = 35.1 \times 128 = 4493$ (decimal) = $0x118D$.		

TDC AUXILIARY REGISTERS—REGISTER 0x2A00 TO REGISTER 0x2A16

Table 98. TDC_AUXILIARY Register Summary

Addr.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x2A00	AUXTDC0 divide				Auxiliary	0 divide				0x00	R/W
0x2A01	AUXTDC0 Period 0				Auxiliary 0	period [7:0]				0x00	R/W
0x2A02	AUXTDC0 Period 1				Auxiliary 0	period [15:8]				0x00	R/W
0x2A03	AUXTDC0 Period 2			,	Auxiliary 0 p	eriod [23:16]			0x00	R/W
0x2A04	AUXTDC0 Period 3			,	Auxiliary 0 p	eriod [31:24]			0x00	R/W
0x2A05	AUXTDC0 Period 4			,	Auxiliary 0 p	eriod [39:32]			0x00	R/W
0x2A06	AUXTDC0 Period 5			,	Auxiliary 0 p	eriod [47:40]			0x00	R/W
0x2A07	AUXTDC0 Period 6			,	Auxiliary 0 p	eriod [55:48]			0x00	R/W
0x2A08	AUXTDC0 Period 7		Rese	erved	Auxiliary 0 period [59:56]						R/W
0x2A09	AUXTDC1 divide				Auxiliary	1 divide				0x00	R/W
0x2A0A	AUXTDC1 Period 0				Auxiliary 1 period [7:0]						R/W
0x2A0B	AUXTDC1 Period 1				Auxiliary 1 period [15:8]					0x00	R/W
0x2A0C	AUXTDC1 Period 2			,	Auxiliary 1 period [23:16]						R/W
0x2A0D	AUXTDC1 Period 3			ı	Auxiliary 1 p	eriod [31:24]			0x00	R/W
0x2A0E	AUXTDC1 Period 4			,	Auxiliary 1 p	eriod [39:32]			0x00	R/W
0x2A0F	AUXTDC1 Period 5			,	Auxiliary 1 p	eriod [47:40]			0x00	R/W
0x2A10	AUXTDC1 Period 6			,	Auxiliary 1 p	eriod [55:48]			0x00	R/W
0x2A11	AUXTDC1 Period 7		Rese	erved			Auxiliary 1	period [59:	56]	0x00	R/W
0x2A12	Time Stamp 0 Settings	Timebase Source 0	Reserved	Time Stamp Only Tags 0		Tim	ie Stamp Sc	ource 0		0x06	R/W
0x2A13	Time Stamp 1 Settings	Timebase Source 1	Reserved	Time Stamp Only Tags 1	Time Stamp Source 1				0x07	R/W	
0x2A14	Skew window		Rese	erved	•		Skew v	vindow size		0x00	R/W
0x2A15	Skew reference source	Reserved		Skew reference tags only		Sele	ect skew ref	erence		0x00	R/W
0x2A16	Skew measurement source	Reserved		Skew measure tags only		Sel	ect skew m	easure		0x00	R/W

Table 99. TDC AUXILIARY Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2A00	AUXTDC0 divide		Auxiliary 0 divide		AUXTDC0 divide ratio. This 8-bit bit field is the AUXTDC0 divide ratio, and allows the user to input a clock that is higher than the 200 kHz maximum TDC input frequency. The actual divide ratio is the programmed value plus 1. Therefore, programming this bit field to 0x00 results in a divide ratio of 1.	0x0	R/W
0x2A01	AUXTDC0 Period 0	[7:0]	Auxiliary 0 period [7:0]		AUXTDC0 input period. This 60-bit bit field contains the AUXTDC0 input period specified in attoseconds. For example, if the AUXTDC0 input clock is 2.048 MHz, the period is 488,281,250,000 as (1/(2.048 MHz)). The corresponding 60-bit hexadecimal value is 0x 000 0071 AFD4 98D0. This is the input period of the AUXTDC0 clock before it is divided by the Auxiliary 0 divider block.	0x0	R/W
0x2A02	AUXTDC0 Period 1	[7:0]	Auxiliary 0 period [15:8]		AUXTDC0 input period. This 60-bit bit field contains the AUXTDC0 input period specified in attoseconds. For example, if the AUXTDC0 input clock is 2.048 MHz, the period is 488,281,250,000 as (1/(2.048 MHz)). The corresponding 60-bit hexadecimal value is 0x 000 0071 AFD4 98D0. This is the input period of the AUXTDC0 clock before it is divided by the Auxiliary 0 divider block.	0x0	R/W
0x2A03	AUXTDC0 Period 2	[7:0]	Auxiliary 0 period [23:16]		AUXTDC0 input period. This 60-bit bit field contains the AUXTDC0 input period specified in attoseconds. For example, if the AUXTDC0 input clock is 2.048 MHz, the period is 488,281,250,000 as (1/(2.048 MHz)). The corresponding 60-bit hexadecimal value is 0x 000 0071 AFD4 98D0. This is the input period of the AUXTDC0 clock before it is divided by the Auxiliary 0 divider block.	0x0	R/W
0x2A04	AUXTDC0 Period 3	[7:0]	Auxiliary 0 period [31:24]		AUXTDC0 input period. This 60-bit bit field contains the AUXTDC0 input period specified in attoseconds. For example, if the AUXTDC0 input clock is 2.048 MHz, the period is 488,281,250,000 as (1/(2.048 MHz)). The corresponding 60-bit hexadecimal value is 0x 000 0071 AFD4 98D0. This is the input period of the AUXTDC0 clock before it is divided by the Auxiliary 0 divider block.	0x0	R/W
0x2A05	AUXTDC0 Period 4	[7:0]	Auxiliary 0 period [39:32]		AUXTDC0 input period. This 60-bit bit field contains the AUXTDC0 input period specified in attoseconds. For example, if the AUXTDC0 input clock is 2.048 MHz, the period is 488,281,250,000 as (1/(2.048 MHz)). The corresponding 60-bit hexadecimal value is 0x 000 0071 AFD4 98D0. This is the input period of the AUXTDC0 clock before it is divided by the Auxiliary 0 divider block.	0x0	R/W
0x2A06	AUXTDC0 Period 5	[7:0]	Auxiliary 0 period [47:40]		AUXTDC0 input period. This 60-bit bit field contains the AUXTDC0 input period specified in attoseconds. For example, if the AUXTDC0 input clock is 2.048 MHz, the period is 488,281,250,000 as (1/(2.048 MHz)). The corresponding 60-bit hexadecimal value is 0x 000 0071 AFD4 98D0. This is the input period of the AUXTDC0 clock before it is divided by the Auxiliary 0 divider block.	0x0	R/W
0x2A07	AUXTDC0 Period 6	[7:0]	Auxiliary 0 period [55:48]		AUXTDC0 input period. This 60-bit bit field contains the AUXTDC0 input period specified in attoseconds. For example, if the AUXTDC0 input clock is 2.048 MHz, the period is 488,281,250,000 as (1/(2.048 MHz)). The corresponding 60-bit hexadecimal value is 0x 000 0071 AFD4 98D0. This is the input period of the AUXTDC0 clock before it is divided by the Auxiliary 0 divider block.	0x0	R/W
0x2A08	AUXTDC0 Period 7	[7:4]	Reserved		Reserved.	0x0	R
			Auxiliary 0 period [59:56]		AUXTDC0 input period. This 60-bit bit field contains the AUXTDC0 input period specified in attoseconds. For example, if the AUXTDC0 input clock is 2.048 MHz, the period is 488,281,250,000 as (1/(2.048 MHz)). The corresponding 60-bit hexadecimal value is 0x 000 0071 AFD4 98D0. This is the input period of the AUXTDC0 clock before it is divided by the Auxiliary 0 divider block.	0x0	R/W
0x2A09	AUXTDC1 divide	[7:0]	Auxiliary 1 divide		AUXTDC1 divide ratio. This 8-bit bit field is the AUXTDC1 divide ratio, and allows the user to input a clock that is higher than the 200 kHz maximum TDC input frequency. The actual divide ratio is the programmed value plus 1. Therefore, programming this bit field to 0x00 results in a divide ratio of 1.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2A0A	AUXTDC1 Period 0	[7:0]	Auxiliary 1 period [7:0]		AUXTDC0 input period. This 60-bit bit field contains the AUXTDC1 input period specified in attoseconds. For example, if the AUXTDC1 input clock is 2.048 MHz, the period is 488,281,250,000 as (1/(2.048 MHz)). The corresponding 60-bit hexadecimal value is 0x 000 0071 AFD4 98D0. This is the input period of the AUXTDC1 clock before it is divided by the Auxiliary 1 divider block.	0x0	R/W
0x2A0B	AUXTDC1 Period 1	[7:0]	Auxiliary 1 period [15:8]		AUXTDC0 input period. This 60-bit bit field contains the AUXTDC1 input period specified in attoseconds. For example, if the AUXTDC1 input clock is 2.048 MHz, the period is 488,281,250,000 as (1/(2.048 MHz)). The corresponding 60-bit hexadecimal value is 0x 000 0071 AFD4 98D0. This is the input period of the AUXTDC1 clock before it is divided by the Auxiliary 1 divider block.	0x0	R/W

EEPROM REGISTERS—REGISTER 0x2E00 TO REGISTER 0x2E1E

Table 100. EEPROM Register Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x2E00	EEPROM options			Reserve	ed		Verify EEPROM CRC	EEPROM fast mode	EEPROM write enable	0x00	R/W
0x2E01	EEPROM condition		Reserved EEPROM lo							0x00	R/W
0x2E02	EEPROM save		Reserved EEPROM save						0x00	R/W	
0x2E03	EEPROM load		Reserved EEPROM load						0x00	R/W	
0x2E10 to 0x2E1E	EEPROM sequence		EEPROM sequence						0xFF	R/W	

Table 101. EEPROM Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2E00	EEPROM	[7:3]	Reserved		Reserved.	0x0	R
	options	2	Verify EEPROM CRC		Verify EEPROM cyclic redundancy check (CRC). Setting this autoclearing bit to Logic 1 immediately starts a register loading from the EEPROM into the device to verify the EEPROM contents, and requires the same amount of time as a load from EEPROM operation. The key difference between this commend and load from EEPROM is that the current AD9545 register settings are not overwritten using this command. An input/output update is not required.	0x0	R/W
		1	fast mode L		EEPROM I ² C fast mode. Logic 0: 100 kHz I ² C mode. Logic 1: fast I ² C (400 kHz) mode. These clock rates are the maximum internally generated SCL frequencies. The nominal frequency of the internally generated I ² C SCL clock is typically 30% slower than these values.	0x0	R/W
		0	EEPROM write enable		EEPROM write enable. This bit must be set to Logic 1 before performing a save to EEPROM operation. This bit is not autoclearing, and is in a live register. Live registers do not require an input/output update to take effect. Logic 0: writing to EEPROM disabled. Logic 1: writing to EEPROM enabled.	0x0	R/W

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x2E01	EEPROM	[7:4]	Reserved		Reserved.	0x0	R
	condition	[3:0]	EEPROM condition		EEPROM condition map. This four-bit bit field contains the EEPROM condition map, which allows conditional processing of EEPROM commands. Conditional processing allows users to store multiple configurations in the AD9545 EEPROM and select them at EEPROM loading time. Conditional processing is disabled by setting this bit field to 0x0 during an EEPROM write; this is called condition zero, and EEPROM instructions that are stored with condition zero are executed unconditionally during a load from EEPROM operation. Refer to the AD9545 data sheet for details on conditional EEPROM instructions.	0x0	R/W
0x2E02	EEPROM	[7:1]	Reserved		Reserved.	0x0	R
	save	0	EEPROM save		Save to EEPROM. Setting this autoclearing bit to Logic 1 immediately starts a register save to the EEPROM from the AD9545. The user must write a Logic 1 to the EEPROM write enable bit in this register prior to writing a Logic 1 to this bit. This bit is in a live register and an input/output update is not required after writing this bit.	0x0	R/W
0x2E03	EEPROM	[7:1]	Reserved		Reserved.	0x0	R
	load	0	EEPROM load		Load from EEPROM. Setting this autoclearing bit to Logic 1 immediately starts a register loading from the EEPROM into the device. An input/output update is not required.	0x0	R/W
0x2E10 to 0x2E1E	EEPROM sequence	[7:0]	EEPROM sequence		EEPROM storage sequence. This group of 15 registers contain the EEPROM storage sequence instructions for the AD9545 EEPROM controller. These instructions include operational codes (such as input/output update e or APLL calibration), as well as the sequence of AD9545 register values that are to be stored in the EEPROM. Refer to the AD9545 data sheet for the list operational controls and programming sequence details.	0xFF	R/W

STATUS READBACK REGISTERS—REGISTER 0x3000 TO REGISTER 0x300A

Table 102. Status Readback Register Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x3000	EEPROM status		Re	served		EEPROM CRC error	EEPROM fault	EEPROM load in progress	EEPROM save in progress	0x0X	R
0x3001	SYSCLK and PLL status	Reser	Reserved		PLL0 locked	Reserved	SYSCLK calibration busy	SYSCLK stable	SYSCLK locked	0xXX	R
0x3002	Miscellaneous status	Auxiliary NCO 1 delta overflow	Auxiliary NCO 1 delta slewing	Auxiliary NCO 0 delta overflow	Auxiliary NCO 0 delta slewing	Reserved	Auxiliary DPLL reference fault	Auxiliary DPLL lock detect	Temperature alarm	0xXX	R
0x3003	Temperature readback				Internal t	emperature [7:0]			0xXX	R
0x3004	Temperature readback		Internal temperature [15:8]							0xXX	R
0x3005	REFA status	Reser	Reserved		REFA valid	REFA fault	REFA excess jitter	REFA fast	REFA slow	0xXX	R
0x3006	REFAA status	Reser	ved	REFAA LOS	REFAA valid	REFAA fault	REFAA excess jitter	REFAA fast	REFAA slow	0xXX	R
0x3007	REFB status	Reser	ved	REFB LOS	REFB valid	REFB fault	REFB excess jitter	REFB fast	REFB slow	0xXX	R
0x3008	REFBB status	Reser	ved	REFBB LOS	REFBB valid	REFBB fault	REFBB excess jitter	REFBB fast	REFBB slow	0xXX	R
0x3009	DPLL0 active profile	Reser	ved	DPLL0 Profile 5 active	DPLL0 Profile 4 active	DPLL0 Profile 3 active	DPLL0 Profile 2 active	DPLL0 Profile 1 active	DPLL0 Profile 0 active	0xXX	R
0x300A	DPLL1 active profile	Reser	ved	DPLL1 Profile 5 active	DPLL1 Profile 4 active	DPLL1 Profile 3 active	DPLL1 Profile 2 active	DPLL1 Profile 1 active	DPLL1 Profile 0 active	0xXX	R

Table 103. Status Readback Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3000	EEPROM	[7:4]	Reserved		Reserved.	0x0	R
	status	3	EEPROM CRC error		EEPROM CRC error detected. A Logic 1 indicates a CRC error occurred during an EEPROM operation. This bit is in a live register, meaning an input/output update is not needed while polling this register. If an EEPROM fault is detected, this bit remains Logic 1 until the next EEPROM operation.	0x0	R
		2	EEPROM fault		EEPROM general fault detected. A Logic 1 indicates that a general EEPROM error occurred during an EEPROM operation. This bit is in a live register, meaning an input/output update is not needed while polling this register. If an EEPROM fault is detected, this bit remains Logic 1 until the next EEPROM operation.	0x0	R
		1	EEPROM load in progress		EEPROM load in progress. A Logic 1 indicates that a load from EEPROM operation is in progress. This bit is in a live register, meaning an input/output update is not needed while polling this register.	0x0	R
		0	EEPROM save in progress		EEPROM save in progress. A Logic 1 indicates that a save to EEPROM operation is in progress. This bit is in a live register, meaning that an input/output update is not needed while polling this register.	0x0	R
0x3001	SYSCLK and	[7:6]	Reserved		Reserved.	0x0	R
	PLL status	5	PLL1 locked		DPLL1 and APLL1 Locked. A Logic 1 indicates that both Channel 1 PLLs (DPLL1 and APLL0) are locked. This bit is the logical AND of system clock lock detect, APLL1 lock detect, DPLL1 frequency, and DPLL1 PLD. This bit is in a live register, meaning that an Input/output update is not needed prior to reading.	Prog	RP
		4	PLL0 locked		DPLL0 and APLL0 Locked. A Logic 1 indicates that both Channel 0 PLLs (DPLL0 and APLL0) are locked. This bit is the logical AND of system clock lock detect, APLL0 lock detect, DPLL0 frequency, and DPLL0 PLD. This bit is in a live register, meaning that an input/output update is not needed prior to reading.	Prog	RP
		3	Reserved		Reserved.	0x0	R
		2	SYSCLK calibration busy		System clock calibration in progress. A Logic 1 indicates that the system clock VCO is calibrating. This status bit is in a live register, meaning that an input/output update is not required prior to reading.	Prog	RP
		1	SYSCLK stable		System clock stable. A Logic 1 indicates that the system clock PLL is stable, meaning that the system clock PLL has been locked for at least as long as the value programmed into the system clock stability timer bit field. This status bit is in a live register, meaning that an input/output update is not required prior to reading.	Prog	RP
		0	SYSCLK locked		System clock PLL locked. A Logic 1 indicates that the system clock PLL is locked. This status bit is in a live register, meaning that an input/output update is not required prior to reading.	Prog	RP
0x3002	Miscel- laneous status	7	Auxiliary NCO 1 delta overflow		Auxiliary NCO 1 delta overflow error. A Logic 1 indicates that an Auxiliary NCO 1 delta overflow occurred. If the Auxiliary NCO 1 delta type = 0, this error can occur if the user specifies an Auxiliary NCO 1 delta value that is greater than one Auxiliary NCO 1 period. If the Auxiliary NCO 1 delta type = 1, this error can occur if the user specifies an Auxiliary NCO 1 delta value with an absolute value greater than 1/2 of the Auxiliary NCO 1 period. This bit is in a buffered register, meaning that the user must issue an input/output update immediately prior to reading to ensure that the latest status is read.	Prog	RP
		6	Auxiliary NCO 1 delta slewing		Auxiliary NCO 1 delta slewing. A Logic 1 indicates that Auxiliary NCO 1 is phase slewing. This bit is in a buffered register, meaning that the user must issue an input/output update immediately prior to reading to ensure that the latest status is read.	Prog	RP

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		5	Auxiliary NCO 0 delta overflow		Auxiliary NCO 0 delta overflow error. A Logic 1 indicates that an Auxiliary NCO 0 delta overflow occurred. If the Auxiliary NCO 0 delta type = 0, this error can occur if the user specifies an Auxiliary NCO 0 delta value that is greater than one Auxiliary NCO 0 period. If the Auxiliary NCO 0 delta type = 1, this error can occur if the user specifies an Auxiliary NCO 0 delta value with an absolute value greater than 1/2 of the Auxiliary NCO 0 period. This bit is in a buffered register, meaning that the user must issue an input/output update immediately prior to reading to ensure that the latest status is read.	Prog	RP
		4	Auxiliary NCO 0 delta slewing		Auxiliary NCO 0 delta slewing. A Logic 1 indicates that Auxiliary NCO 0 is phase slewing. This bit is in a buffered register, meaning that the user must issue an input/output update immediately prior to reading to ensure that the latest status is read.	Prog	RP
		3	Reserved		Reserved.	0x0	R
		2	Auxiliary DPLL reference fault		Auxiliary DPLL reference fault. This bit indicates an out of range reference fault of the auxiliary DPLL. Logic 0: auxiliary DPLL reference fault is not detected. Logic 1: auxiliary DPLL reference fault is detected.	Prog	RP
		1	Auxiliary DPLL lock detect		Auxiliary DPLL lock detect. This bit indicates the status of the auxiliary DPLL, which calculates an offset to compensate for any frequency error in the system clock PLL. Logic 0: auxiliary DPLL is not locked. Logic 1: auxiliary DPLL is locked.	Prog	RP
		0	Temperature alarm		Temperature alarm. A Logic 1 indicates that the temperature sensor detected a temperature that is outside of the range programmed into the high temperature threshold and low temperature threshold. This status bit is a buffered register, meaning that an input/output update is required prior to reading to read back the latest value.	Prog	RP
0x3003	Temperature readback	[7:0]	Internal temperature [7:0]		Internal temperature. This signed, 16-bit bit field contains the internal temperature of the device. Bits[6:0] contain the fractional part and Bits[14:7] contain the integer part. The temperature reading is computed by multiplying the value in this bit field by 2^{-7} and is in degrees Celsius. The sensor samples at approximately 6.1 kHz. This bit field is contained in two buffered registers, meaning that an input/output update is required prior to reading to read back the latest value. The sensor is intended to provide an indication of relative (but not necessarily absolute) temperature. For example, if the internal temperature reads $0xF833$ (-1997 decimal), $T = -1997 \times 2^{-7}$ °C = -15.6 °C.		RP
0x3004	Temperature readback	[7:0]	Internal temperature [15:8]		Internal temperature. This signed, 16-bit bit field contains the internal temperature of the device. Bits[6:0] contain the fractional part and Bits[14:7] contain the integer part. The temperature reading is computed by multiplying the value in this bit field by 2^{-7} and is in degrees Celsius. The sensor samples at approximately 6.1 kHz. This bit field is contained in two buffered registers, meaning that an input/output update is required prior to reading to read back the latest value. The sensor is intended to provide an indication of relative (but not necessarily absolute) temperature. For example, if the internal temperature reads $0xF833$ (-1997 decimal), $T = -1997 \times 2^{-7}$ °C = -15.6 °C.		RP

Addr.	Name		Bit Name	Settings	Description		Access
0x3005	REFA status	[7:6]	Reserved		Reserved.	0x0	R
		5	REFA LOS		REFA loss of signal (LOS). A Logic 1 indicates a REFA LOS. This bit is in a buffered register, meaning the user must issue an input/output update prior to reading to read back the latest value. The value of this bit can change dynamically, so instead of monitoring this bit, monitor the REFA fault bit in this register which remains high whenever REFA is faulted (due to any type of fault).	0x0	R
		4	REFA valid		REFA frequency valid. A Logic 1 indicates that the period of the REFA clock is within the range allowed by the REFA nominal period and REFA offset limit settings for at least as long as the REFA Validation timer setting. This status bit is in a buffered register, meaning an input/output update is needed prior to reading.	0x0	R
		3	REFA fault		REFA fault. A Logic 1 indicates that the REFA clock is either missing, has excess jitter, or its frequency is outside of the range allowed by its profile settings. It is the logical OR of the REFA LOS, REFA fast, REFA slow, and REFA excess jitter bits. This status bit is in a buffered register, meaning an input/output update is needed prior to reading.	0x0	R
		2	REFA excess jitter		Excess jitter detected on REFA. A Logic 1 indicates that the jitter of the REFA clock is higher than allowed by its profile settings as specified in the REFA jitter tolerance bit field. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading.	0x0	R
		1	REFA fast		REFA frequency is above upper limit. A Logic 1 indicates that the frequency of the REFA clock is higher than allowed by its profile settings. This status bit is in a buffered register, meaning an input/output update is needed prior to reading. If the REFA clock is missing, the REFA fast and REFA slow bits in this register can both be Logic 1.	0x0	R
		0	REFA slow		REFA frequency is below lower limit. A Logic 1 indicates that the frequency of the REFA clock is lower than allowed by its profile settings. This status bit is in a buffered register, meaning that an Input/output update is needed prior to reading. If the REFA clock is missing, the REFA fast and REFA slow bits bits in this register can both be Logic 1.	0x0	R
0x3006		[7:6]	Reserved		Reserved.	0x0	R
		5	REFAA LOS		REFAA LOS. A Logic 1 indicates a REFAA LOS. This bit is in a buffered register, meaning that the user must issue an input/output update prior to reading in order to read back the latest value. The value of this bit can change dynamically, so instead of monitoring this bit, the user should monitor the REFAA fault bit in this register which remains high whenever REFAA is faulted (due to any type of fault).	0x0	R
		4	REFAA valid		REFAA Frequency Valid. A Logic 1 indicates that the period of the REFAA clock is within the range allowed by the REFAA nominal period and REFAA offset limit settings for at least as long as the REFAA validation timer setting. This status bit is in a buffered register, meaning an input/output update is needed prior to reading.	0x0	R
		3	REFAA fault		Reference AA fault. A Logic 1 indicates that the REFAA clock is either missing, has excess jitter, or its frequency is outside of the range allowed by its profile settings. It is the logical OR of the REFAA LOS, REFAA fast, REFAA slow, and REFAA excess jitter bits. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading.	0x0	R
		2	REFAA excess jitter		Excess jitter detected on REFAA. A Logic 1 indicates that the jitter of the REFAA clock is higher than allowed by its profile settings as specified in the REFAA jitter tolerance bit field. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading.	0x0	R
		1	REFAA fast		REFAA frequency is above upper limit. A Logic 1 indicates that the frequency of the REFAA clock is higher than allowed by its profile settings. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading. If the REFAA clock is missing, the REFAA fast and REFAA slow bits in this register can both be Logic 1.	0x0	R

Addr.	Name	Bits	Bit Name S	Settings	Description	Reset	Access
		0	REFAA slow		REFAA frequency is below lower limit. A Logic 1 indicates the frequency of the REFAA clock is lower than allowed by its profile settings. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading. If the REFAA clock is missing, the REFAA fast and REFAA slow bits in this register can both be Logic 1.	0x0	R
0x3007	REFB status	[7:6]	Reserved		Reserved.	0x0	R
		5	REFB LOS		REFB LOS. A Logic 1 indicates a REFB LOS. This bit is in a buffered register, meaning that the user must issue an input/output update prior to reading to read back the latest value. The value of this bit can change dynamically, so instead of monitoring this bit, monitor the REFB fault bit in this register which remains high whenever REFB is faulted (due to any type of fault).	0x0	R
		4	REFB valid		REFB frequency valid. A Logic 1 indicates that the period of the REFB clock is within the range allowed by the REFB nominal period and REFB offset limit settings for at least as long as the REFB validation timer setting. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading.	0x0	R
		3	REFB fault		REFB fault. A Logic 1 indicates that the REFB clock is either missing, has excess jitter, or its frequency is outside of the range allowed by its profile settings. It is the logical OR of the REFB LOS, REFB fast, REFB slow, and REFB excess jitter bits. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading.	0x0	R
		2	REFB excess jitter		Excess jitter detected on REFB. A Logic 1 indicates that the jitter of the REFB clock is higher than allowed by its profile settings as specified in the REFB jitter tolerance bit field. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading.	0x0	R
		1	REFB fast		REFB frequency is above upper limit. A Logic 1 indicates that the frequency of the REFB clock is higher than allowed by its profile settings. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading. If the REFB clock is missing, the REFB fast and REFB slow bits in this register can both be Logic 1.	0x0	R
		0	REFB slow		REFB frequency is below lower limit. A Logic 1 indicates the frequency of the REFB clock is lower than allowed by its profile settings. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading. If the REFB clock is missing, the REFB fast and REFB slow bits in this register can both be Logic 1.	0x0	R
0x3008	REFBB status	[7:6]	Reserved		Reserved.	0x0	R
		5	REFBB LOS		REFBB LOS. A Logic 1 indicates a REFBB LOS. This bit is in a buffered register, meaning that the user must issue an input/output update prior to reading to read back the latest value. The value of this bit can change dynamically, so instead of monitoring this bit, monitor the REFB fault bit in this register which remains high whenever REFBB is faulted (due to any type of fault).	0x0	R
		4	REFBB valid		REFBB frequency valid. A Logic 1 indicates that the period of the REFBB clock is within the range allowed by the REFBB nominal period and REFBB offset limit settings for at least as long as the REFBB validation timer setting. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading.	0x0	R
		3	REFBB fault		REFBB Fault. A Logic 1 indicates that the REFBB clock is either missing, has excess jitter, or its frequency is outside of the range allowed by its profile settings. It is the logical OR of the REFBB LOS, REFBB fast, REFBB slow, and REFBB excess jitter bits. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading.	0x0	R
		2	REFBB excess jitter		Excess jitter detected on REFBB. A Logic 1 indicates that the jitter of the REFBB clock is higher than allowed by its profile settings as specified in the REFBB jitter tolerance bit field. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading.	0x0	R

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		1	REFBB fast		REFBB frequency is above upper limit. A Logic 1 indicates that the frequency of the REFBB clock is higher than allowed by its profile settings. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading. If the REFBB clock is missing, the REFBB fast and REFBB slow bits in this register can both be Logic 1.	0x0	R
		0	REFBB slow		REFBB frequency is below lower limit. A Logic 1 indicates the frequency of the REFBB clock is lower than allowed by its profile settings. This status bit is in a buffered register, meaning that an input/output update is needed prior to reading. If the REFBB clock is missing, the REFBB fast and REFBB slow bits in this register can both be Logic 1.	0x0	R
0x3009	DPLL0	[7:6]	Reserved		Reserved.	0x0	R
	active	[5:0]			Active translation profile for DPLL0.	0x0	R
	profile		active	000000	DPLL0 does not have an active translation profile.		
			profile	000001	DPLL0 Translation Profile 0.0 is active.		
				000010	DPLL0 Translation Profile 0.1 is active.		
				000100	DPLL0 Translation Profile 0.2 is active.		
					DPLL0 Translation Profile 0.3 is active.		
				010000	DPLL0 Translation Profile 0.4 is active.		
				100000	DPLL0 Translation Profile 0.5 is active.		
0x300A		[7:6]	Reserved		Reserved.	0x0	R
	active profile	[5:0]	_		Active translation profile for DPLL1.	0x0	R
	prome		active profile	000000	DPLL1 does not have an active translation profile.		
			profile	000001	DPLL1 Translation Profile 1.0 is active.		
				000010	DPLL1 Translation Profile 1.1 is active.		
				000100	DPLL1 Translation Profile 1.2 is active.		
					DPLL1 Translation Profile 1.3 is active.		
				010000	DPLL1 Translation Profile 1.4 is active.		
				100000	DPLL1 Translation Profile 1.5 is active.		

IRQ MAP COMMON READ REGISTERS—REGISTER 0x300B TO REGISTER 0x300F

Table 104. IRQ Map Common Read Registers Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x300B	SYSCLK	SYSCLK unlock	SYSCLK stable	SYSCLK lock	SYSCLK calibration inactive	SYSCLK calibration active	Watchdog timeout	EEPROM fault	EEPROM complete	0x00	R
0x300C	Auxiliary DPLL	Rese	erved	Skew limit exceeded	Temperature warning	Auxiliary DPLL unfault	Auxiliary DPLL fault	Auxiliary DPLL unlock	Auxiliary DPLL lock	0x00	R
0x300D	REFA	REFAA R _{DIV} resync	REFAA valid	REFAA unfault	REFAA fault	REFA R _{DIV} resync	REFA valid	REFA unfault	REFA fault	0x00	R
0x300E	REFB	REFBB R _{DIV} resync	REFBB valid	REFBB unfault	REFBB fault	REFB R _{DIV} resync	REFB valid	REFB unfault	REFB fault	0x00	R
0x300F	Timestamp		Reserved	ł	Skew update	Timestamp 1 event	Timestamp 0 event	Auxiliary NCO 1 event	Auxiliary NCO 0 event	0x00	R

Table 105. IRQ Map Common Read Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x300B	SYSCLK	7	SYSCLK unlock		System clock unlocked. Read-only status of the SYSCLK unlocked IRQ.	0x0	R
		6	SYSCLK stable		System clock stable. Read-only status of the SYSCLK stable IRQ.	0x0	R
		5	SYSCLK lock		System clock locked. Read-only status of the SYSCLK locked IRQ.	0x0	R
		4	SYSCLK calibration inactive		System clock calibration inactive. Read-only status of the SYSCLK calibration inactive IRQ.	0x0	R
		3	SYSCLK calibration active		System clock calibration active. Read-only status of the SYSCLK calibration active IRQ.	0x0	R
		2	Watchdog timeout		Watchdog timeout. Read-only status of the watchdog timer timeout IRQ.	0x0	R
		1	EEPROM fault		EEPROM fault. Read-only status of the EEPROM fault IRQ.	0x0	R
		0	EEPROM complete		EEPROM operation complete. Read-only status of the EEPROM operation complete IRQ.	0x0	R
0x300C	Auxiliary	[7:6]	Reserved		Reserved.	0x0	R
	DPLL	5	Skew limit exceeded		Skew limit exceeded. Read-only status of the reference input skew measurement limit exceeded IRQ.	0x0	R
		4	Temperature warning		Temperature range warning.	0x0	R
		3	Auxiliary DPLL unfault		Closed-loop SYSCLK compensation DPLL unfaulted. Read-only status of the auxiliary DPLL unfault IRQ.	0x0	R
		2	Auxiliary DPLL fault		Closed-loop SYSCLK compensation DPLL faulted. Readonly status of the auxiliary DPLL fault IRQ.	0x0	R
		1	Auxiliary DPLL unlock		Closed-loop SYSCLK compensation DPLL unlocked. Read-only status of the auxiliary DPLL unlock IRQ.	0x0	R
		0	DPLL lock		Closed-loop SYSCLK compensation DPLL locked. Readonly status of the auxiliary DPLL lock IRQ.	0x0	R
0x300D	REFA	7	REFAA R _{DIV} resync		REFAA R _{DIV} resync. Read-only status of the REFAA R _{DIV} resync IRQ.	0x0	R
		6	REFAA valid		REFAA validated. Read-only status of the REFAA valid IRQ.	0x0	R
		5	REFAA unfault		REFAA unfaulted. Read-only status of the REFAA unfaulted IRQ.	0x0	R
		4	REFAA fault		REFAA faulted. Read-only status of the REFAA faulted IRQ.	0x0	R
		3	REFA R _{DIV} resync		REFA R _{DIV} resync. Read-only status of the REFA R _{DIV} resync IRQ.	0x0	R
		2	REFA valid		REFA validated. Read-only status of the REFA valid IRQ.	0x0	R
		1	REFA unfault		REFA unfaulted. Read-only status of the REFA unfaulted IRQ.	0x0	R
		0	REFA fault		REFA faulted. Read-only status of the REFA faulted IRQ.	0x0	R
0x300E	REFB	7	REFBB R _{DIV} resync		REFBB R_{DIV} resync. Read-only status of the REFBB R_{DIV} resync IRQ.	0x0	R
		6	REFBB valid		REFBB validated. Read-only status of the REFBB valid IRQ.	0x0	R
		5	REFBB unfault		REFBB unfaulted. Read-only status of the REFBB unfaulted IRQ.	0x0	R
		4	REFBB fault		REFBB faulted. Read-only status of the REFBB faulted IRQ.	0x0	R
		3	REFB R _{DIV} resync		REFB R _{DIV} resync. Read-only status of the REFB R _{DIV} resync IRQ.	0x0	R
		2	REFB valid		REFB validated. Read-only status of the REFB valid IRQ.	0x0	R
		1	REFB unfault		REFB unfaulted. Read-only status of the REFB unfaulted IRQ.	0x0	R
		0	REFB fault		REFB faulted. Read-only status of the REFB faulted IRQ.	0x0	R

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x300F	Timestamp	[7:5]	Reserved		Reserved.	0x0	R
					Skew measurement updated. Read-only status of the ref input skew measurement updated IRQ.	0x0	R
	3 Timestamp 1 event			Timestamp 1 time code available. Read-only status of the Timestamp 1 event IRQ.	0x0	R	
		2	Timestamp 0 event		Timestamp 0 time code available. Read-only status of the Timestamp 0 event IRQ.	0x0	R
			Auxiliary NCO 1 event		Auxiliary NCO 1 event. Read-only status of the Auxiliary NCO 1 event IRQ.	0x0	R
		0	Auxiliary NCO 0 event		Auxiliary NCO 0 event. Read-only status of the Auxiliary NCO 0 event IRQ.	0x0	R

IRQ MAP DPLLO READ REGISTERS—REGISTER 0x3010 TO REGISTER 0x3014

Table 106. IRQ Map DPLL0 Read Register Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x3010	Lock	DPLL0 frequency clamp inactive	DPLL0 frequency clamp active	DPLL0 phase slew limiter inactive	DPLL0 phase slew limiter active	DPLL0 frequency unlocked	DPLL0 frequency locked	DPLL0 phase unlocked	DPLL0 phase locked	0x00	R
0x3011	State	DPLL0 reference switching	DPLL0 freerun entered	DPLL0 holdover entered	DPLL0 enter hitless	DPLL0 exit hitless	DPLL0 history update	Reserved	DPLL0 phase step detected	0x00	R
0x3012	Fast acqui- sition				DPLL0 N- divider resync	DPLL0 fast acquisition complete	DPLL0 fast acquisition started	Rese	rved	0x00	R
0x3013	Active profile	Rese	rved	DPLL0 Profile 5 active	DPLL0 Profile 4 active	DPLL0 Profile 3 active	DPLL0 Profile 2 active	DPLL0 Profile 1 active	DPLL0 Profile 0 active	0x00	R
0x3014	APLL		Reserved		DPLL0 distribution sync	APLL0 unlock	APLL0 lock	APLL0 calibration complete	APLL0 calibration start	0x00	R

Table 107. IRQ Map DPLL0 Read Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3010	Lock	7	DPLL0 frequency clamp inactive		Frequency clamp deactivated. Read-only status of IRQ for DPLL0 frequency clamp inactive.	0x0	R
		6	DPLL0 frequency clamp active		Frequency clamp activated. Read-only status of IRQ for DPLL0 frequency clamp active.	0x0	R
		5	DPLL0 phase slew limiter inactive		Phase slew limiter deactivated. Read-only status of IRQ for DPLL0 phase slew limiter deactivated.	0x0	R
		4 DPLL0 phase slew limiter activated. Read-only status of IRQ for DPLL0 phase slew limiter activated.					R
		3	DPLL0 frequency unlocked		Frequency unlocked. Read-only status of IRQ for DPLL0 FLD (lock to unlock transition).	0x0	R
		2	DPLL0 frequency locked		Frequency locked. Read-only status of IRQ for DPLL0 FLD (unlock to lock transition).	0x0	R
		1	DPLL0 phase unlocked		Phase unlocked. Read-only status of IRQ for DPLL0 PLD (lock to unlock transition).	0x0	R
		0	DPLL0 phase locked		Phase locked. Read-only status of IRQ for DPLL0 PLD (unlock to lock transition).	0x0	R
0x3011	State	7	DPLL0 reference switching		Reference switching. Read-only status of IRQ for DPLL0 reference input switching.	0x0	R
		6	DPLL0 freerun entered		Freerun mode entered. Read-only status of IRQ for DPLL0 freerun mode entered.	0x0	R
		5	DPLL0 holdover entered		Holdover mode entered. Read-only status of IRQ for DPLL0 holdover mode entered.	0x0	R

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		4	DPLL0 enter hitless		Hitless mode entered. Read-only status of IRQ for DPLL0 hitless mode entered.	0x0	R
		3	DPLL0 exit hitless		Hitless mode exited. Read-only status of IRQ for DPLL0 hitless mode exited.	0x0	R
		2	DPLL0 history update		Holdover history updated. Read-only status of IRQ for DPLL0 tuning word holdover history updated.	0x0	R
		1	Reserved		Reserved.	0x0	R
		0	DPLL0 phase step detected		Phase step detected. Read-only status of IRQ for DPLL0 reference input phase step detected.	0x0	R
0x3012		[7:5]	Reserved		Reserved.	0x0	R
	acquisition	4	DPLL0 N-divider resync		N-divider resynchronized. Read-only status of IRQ for DPLL0 N-divider resync.	0x0	R
		3	DPLL0 fast acquisition complete		Fast acquisition complete. Read-only status of IRQ for DPLL0 fast acquisition complete.	0x0	R
		2	DPLL0 fast acquisition started		Fast acquisition started. Read-only status of IRQ for DPLL0 fast acquisition started.	0x0	R
		[1:0]	Reserved		Reserved.	0x0	R
0x3013	Active	[7:6]	Reserved		Reserved.	0x0	R
	profile	5	DPLL0 Profile 5 active		Profile 5 active. Read-only status of IRQ for DPLL0 Profile 5 activated.	0x0	R
		4	DPLL0 Profile 4 active		Profile 4 active. Read-only status of IRQ for DPLL0 Profile 4 activated.	0x0	R
		3	DPLL0 Profile 3 active		Profile 3 active. Read-only status of IRQ for DPLL0 Profile 3 activated.	0x0	R
		2	DPLL0 Profile 2 active		Profile 2 active. Read-only status of IRQ for DPLL0 Profile 2 activated.	0x0	R
		1	DPLL0 Profile 1 active		Profile 1 active. Read-only status of IRQ for DPLL0 Profile 1 activated.	0x0	R
		0	DPLL0 Profile 0 active		Profile 0 active. Read-only status of IRQ for DPLL0 Profile 0 activated.	0x0	R
0x3014	APLL	[7:5]	Reserved		Reserved.	0x0	R
		4	DPLL0 distribution sync		Clock distribution synced. Read-only status of IRQ for DPLL0 clock distribution synced.	0x0	R
		3	APLL0 unlock		Unlock detect. Read-only status of IRQ for APLLO lock detect (lock to unlock transition).	0x0	R
		2	APLL0 lock		Lock detect. Read-only status of IRQ for APLLO lock detect (unlock to lock transition).	0x0	R
		1	APLL0 calibration complete		Calibration complete. Read-only status of IRQ for APLLO calibration complete.	0x0	R
		0	APLL0 calibration start		Calibration start. Read-only status of IRQ for APLL0 calibration start.	0x0	R

IRQ MAP DPLL1 READ REGISTERS—REGISTER 0x3015 TO REGISTER 0x3019

Table 108. IRQ Map DPLL1 Read Registers Summary

Reg.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x3015	Lock	DPLL1 frequency clamp inactive	DPLL1 frequency clamp active	DPLL1 phase slew limiter inactive	DPLL1 phase slew limiter active	DPLL1 frequency unlocked	DPLL1 frequency locked	DPLL1 phase unlocked	DPLL1 phase locked	0x00	R
0x3016	State	DPLL1 reference switching	DPLL1 freerun entered	DPLL1 holdover entered	DPLL1 enter hitless	DPLL1 exit hitless	DPLL1 history update	Reserved	DPLL1 phase step detected	0x00	R
0x3017	Fast acqui- sition				DPLL1 N- divider resync	DPLL1 Fast acquisition complete	DPLL1 Fast acquisition started	Rese	rved	0x00	R
0x3018	Active profile	Rese	rved	DPLL1 Profile 5 active	DPLL1 Profile 4 active	DPLL1 Profile 3 active	DPLL1 Profile 2 active	DPLL1 Profile 1 active	DPLL1 Profile 0 active	0x00	R
0x3019	APLL		Reserved		DPLL1 distribution sync	APLL1 unlock	APLL1 lock	APLL1 calibration complete	APLL1 calibration start	0x00	R

Table 109. IRQ Map DPLL1 Read Registers Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3015	Lock	7	DPLL1 frequency clamp inactive		Frequency clamp deactivated. Read-only status of IRQ for DPLL1 frequency clamp inactive.	0x0	R
		6	DPLL1 frequency clamp active		Frequency clamp activated. Read-only status of IRQ for DPLL1 frequency clamp active.	0x0	R
		5	DPLL1 phase slew limiter inactive		Phase slew limiter deactivated. Read-only status of IRQ for DPLL1 phase slew limiter deactivated.	0x0	R
		4	DPLL1 phase slew limiter active		Phase slew limiter activated. Read-only status of IRQ for DPLL1 phase slew limiter activated.	0x0	R
		3	DPLL1 frequency unlock		Frequency unlocked. Read-only status of IRQ for DPLL1 FLD (lock to unlock transition).	0x0	R
		2	DPLL1 frequency lock		Frequency locked. Read-only status of IRQ for DPLL1 FLD (unlock to lock transition).	0x0	R
		1	DPLL1 phase unlock		Phase unlocked. Read-only status of IRQ for DPLL1 PLD (lock to unlock transition).	0x0	R
		0	DPLL1 phase lock		Phase locked. Read-only status of IRQ for DPLL1 PLD (unlock to lock transition).	0x0	R
0x3016	State	7	DPLL1 reference switching		Reference switching. Read-only status of IRQ for DPLL1 reference input switching.	0x0	R
		6	DPLL1 freerun entered		Freerun mode entered. Read-only status of IRQ for DPLL1 freerun mode entered.	0x0	R
		5	DPLL1 holdover entered		Holdover mode entered. Read-only status of IRQ for DPLL1 holdover mode entered.	0x0	R
		4	DPLL1 enter hitless		Hitless mode entered. Read-only status of IRQ for DPLL1 hitless mode entered.	0x0	R
		3	DPLL1 exit hitless		Hitless mode exited. Read-only status of IRQ for DPLL1 hitless mode exited.	0x0	R
		2	DPLL1 history update		Holdover history updated. Read-only status of IRQ for DPLL1 tuning word holdover history updated.	0x0	R
		1	Reserved		Reserved.	0x0	R
		0	DPLL1 phase step detect		Phase Step Detected. Read-only status of IRQ for DPLL1 reference input phase step detected	0x0	R
0x3017	Fast	[7:5]	Reserved		Reserved.	0x0	R
	acquisition	4	DPLL1 N-divider resync		N-divider resynchronized. Read-only status of IRQ for DPLL1 N-divider resynchronization.	0x0	R
		3	DPLL1 fast acquisition complete		Fast acquisition complete. Read-only status of IRQ for DPLL1 fast acquisition complete.	0x0	R

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
		2	DPLL1 Fast acquisition started		Fast acquisition started. Read-only status of IRQ for DPLL1 fast acquisition started.	0x0	R
		[1:0]	Reserved		Reserved.	0x0	R
0x3018	Active	[7:6]	Reserved		Reserved.	0x0	R
	profile	5	DPLL1 Profile 5 active		Profile 5 active. Read-only status of IRQ for DPLL1 Profile 5 activated	0x0	R
		4	DPLL1 Profile 4 active		Profile 4 active. Read-only status of IRQ for DPLL1 Profile 4 activated	0x0	R
		3	DPLL1 Profile 3 active		Profile 3 active. Read-only status of IRQ for DPLL1 Profile 3 activated	0x0	R
		2	DPLL1 Profile 2 active		Profile 2 active. Read-only status of IRQ for DPLL1 Profile 2 activated	0x0	R
		1	DPLL1 Profile 1 active		Profile 1 active. Read-only status of IRQ for DPLL1 Profile 1 activated	0x0	R
		0	DPLL1 Profile 0 active		Profile 0 active. Read-only status of IRQ for DPLL1 Profile 0 activated	0x0	R
0x3019	APLL	[7:5]	Reserved		Reserved.	0x0	R
		4	DPLL1 distribution sync		Clock distribution synchronized. Read-only status of IRQ for DPLL1 clock distribution synchronized.	0x0	R
		3	APLL1 unlock		Unlock detect. Read-only status of IRQ for APLL1 lock detect (lock to unlock transition).	0x0	R
		2	APLL1 lock		Lock detect. Read-only status of IRQ for APLL1 lock detect (unlock to lock transition).	0x0	R
		1	APLL1 calibration complete		Calibration complete. Read-only status of IRQ for APLL1 calibration complete.	0x0	R
		0	APLL1 calibration start		Calibration start. Read-only status of IRQ for APLL1 calibration start.	0x0	R

STATUS READBACK PLLO REGISTERS—REGISTER 0x3100 TO REGISTER 0x310E

Table 110. STATUS_READBACK_PLL_0 Register Summary

Addr.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x3100	DPLL0 lock status	Reserv	ed	APLL0 calibration done	APLL0 calibration busy	APLL0 Lock	DPLL0 frequency lock	DPLL0 phase lock	Channel 0 all lock	0xXX	R
0x3101	DPLL0 Operation	Reserved		DPLL0 active	profile	DPLL0 active	DPLL0 reference switch	DPLL0 Holdover	DPLL0 freerun	0xXX	R
0x3102	DPLL0 State	Reserv	Reserved		DPLL0 FACQ active	Reserved	DPLL0 phase slew limit	DPLL0 frequency clamped	DPLL0 history available	0xXX	R
0x3103	DPLL0 Tuning Word History 0		DPLL0 tuning word history [7:0]								R
0x3104	DPLL0 Tuning Word History 1		DPLL0 tuning word history [15:8]								R
0x3105	DPLL0 Tuning Word History 2				DPLL0 tuning	word histor	y [23:16]			0xXX	R
0x3106	DPLL0 Tuning Word History 3		DPLL0 tuning word history [31:24]							0xXX	R
0x3107	DPLL0 Tuning Word History 4		DPLL0 tuning word history [39:32]							0xXX	R

UG-1146

Addr.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x3108	DPLL0 Tuning Word History 5	Reser	ved		DP	LL0 tuning w	ord history	45:40]		0xXX	R
0x3109	DPLL0 PLD Tub 0				DPLL	0 PLD tub [7:	[0]			0xXX	R
0x310A	DPLL0 PLD Tub 1			Reserved	DPLL0 PLD tub [11:8] DPLL0 FLD tub[7:0]						
0x310B	DPLL0 FLD Tub 0				0xXX	R					
0x310C	DPLL0 FLD Tub 1			Reserved DPLL0 FLD tub [11:8]						0x0X	R
0x310D	DPLL0 distribution phase slew active	Reserved			DPLL0 phase slew active						
0x310E	DPLL0 distribution phase slew error	Reserved				DPLL0 phas	se control err	or		0xXX	R

Table 111. STATUS_READBACK_PLL_0 Register Details

Addr	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3100	DPLL0 lock status	[7:6]	Reserved		Reserved.	0x0	R
		5	APLL0 calibration done		APLLO calibration complete. This read-only bit is Logic 1 when APLLO calibration is complete. This bit remains Logic 1 until another APLLO calibration is issued. All of the bits in this register are live, meaning their status is dynamically updated without needing an input/output update before reading.	Prog	RP
		4	APLL0 calibration busy		APLLO calibration in progress. This read-only bit is Logic 1 when APLLO calibration is in progress. All of the bits in this register are live, meaning their status is dynamically updated without needing an input/output update before reading.	Prog	RP
		3	APLL0 lock		APLL0 lock. This read-only bit is Logic 1 when APLL0 is locked. All of the bits in this register are live, meaning their status is dynamically updated without needing an input/output update before reading.	Prog	RP
		2	DPLL0 frequency lock		DPLL0 frequency lock. This read-only bit is Logic 1 when DPLL0 is frequency locked. All of the bits in this register are live, meaning that their status is dynamically updated with needing an input/output update before reading.	Prog	RP
		1	DPLL0 phase lock		DPLL0 phase lock. This read-only bit is Logic 1 when DPLL0 is phase locked. All of the bits in this register are live, meaning their status is dynamically updated without needing an input/output update before reading.	Prog	RP
		0	Channel 0 all lock		Channel 0 all lock. This read-only bit is the logical AND of the APLL0 lock and the DPLL0 phase lock bits in this register. It is Logic 1 when both PLLs are locked. All of the bits in this register are live, meaning their status is dynamically updated without needing an input/output update before reading.	Prog	RP
0x3101	DPLL0	7	Reserved		Reserved.	0x0	R
	operation	[6:4]	DPLL0 active profile		DPLLO Active Profile. This 3-bit bit field contains the active profile for DPLLO. If DPLLO is not active, this bit field contains the last active profile. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		3	DPLL0 active		DPLL0 active. This read-only bit is Logic 1 when DPLL0 is actively tracking an input reference. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		2	DPLL0 reference switch		DPLL0 input reference switching. This read-only bit is Logic 1 when DPLL0 is switching input references. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		1	DPLL0 holdover		DPLL0 is in holdover mode. This read-only bit is Logic 1 when DPLL0 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		0	DPLL0 freerun		DPLL0 is in freerun mode. This read-only bit is Logic 1 when DPLL0 is in freerun mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3102	DPLL0 State	[7:6] 5	Reserved DPLL0 FACQ done		Reserved. DPLL0 fast acquisition done. This read-only bit is Logic 1 when the DPLL0 fast acquisition is completed is complete. It is cleared by writing Logic 1 to the clear DPLL0 fast acquisition (FACQ) done bit. An input/output update is needed immediately before reading this register to read its latest value.	0x0 Prog	R RP
		4	DPLL0 FACQ active		DPLL0 fast acquisition active. This read-only bit is Logic 1 when the DPLL0 fast acquisition logic is active. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP

Addr	Name	Bits	Bit Name	Settings	Description	Reset	Access
		3	Reserved		Reserved.	Prog	RP
		2	DPLL0 phase slew limit		DPLL0 phase slew limiter active. This read-only bit is Logic 1 when the DPLL0 phase slew limiter is active. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		1	DPLL0 frequency clamped		DPLL0 frequency clamp is active. This read-only bit is Logic 1 when the DPLL0 frequency clamp is active. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		0	DPLL0 history available		DPLL0 history available. This read-only bit is Logic 1 when the DPLL0 holdover history is available. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3103	DPLL0 Tuning Word History 0	[7:0]	DPLL0 tuning word history [7:0]		DPLL0 tuning word history. This 46-bit bit field contains the DPLL0 tuning word history that is used while DPLL0 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3104	DPLL0 Tuning Word History 1	[7:0]	DPLL0 tuning word history [15:8]		DPLL0 tuning word history. This 46-bit bit field contains the DPLL0 tuning word history that is used while DPLL0 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3105	DPLL0 Tuning Word History 2	[7:0]	DPLL0 tuning word history [23:16]		DPLL0 tuning word history. This 46-bit bit field contains the DPLL0 tuning word history that is used while DPLL0 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3106	DPLL0 Tuning Word History 3	[7:0]	DPLL0 tuning word history [31:24]		DPLL0 tuning word history. This 46-bit bit field contains the DPLL0 tuning word history that is used while DPLL0 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3107	DPLL0 Tuning Word History 4	[7:0]	DPLL0 tuning word history [39:32]		DPLL0 tuning word history. This 46-bit bit field contains the DPLL0 tuning word history that is used while DPLL0 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3108	DPLL0 Tuning Word History 5	[7:6]	Reserved		Reserved.	0x0	R
		[5:0]	DPLL0 tuning word history [45:40]		DPLL0 tuning word history. This 46-bit bit field contains the DPLL0 tuning word history that is used while DPLL0 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3109	DPLL0 PLD Tub 0	[7:0]	DPLL0 PLD tub [7:0]		DPLLO PLD tub level. This 12-bit bit field contains the DPLLO PLD tub level. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x310A	DPLL0 PLD Tub 1	[7:4]	Reserved		Reserved.	0x0	R
		[3:0]	DPLL0 PLD tub [11:8]		DPLLO PLD tub level. This 12-bit bit field contains the DPLLO PLD tub level. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x310B	DPLL0 FLD Tub 0	[7:0]	DPLL0 FLD tub [7:0]		DPLL0 FLD tub level. This 12-bit bit field contains the DPLL0 FLD tub level. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x310C	DPLL0 FLD Tub 1	[7:4]	Reserved		Reserved.	0x0	R
		[3:0]	DPLL0 FLD tub [11:8]		DPLL0 FLD tub level. This 12-bit bit field contains the DPLL0 FLD tub level. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP

Addr	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x310D	DPLL0 distribution phase slew active	[7:6]	Reserved		Reserved.	0x0	R
		0	DPLL0 phase slew active		DPLL0 phase slewing active. This 6-bit (for Channel 0) or 4-bit (Channel 1) bit field contains read-only bits that are Logic 1 when phase slewing is active on the DPLL0 Q0x Dividers, where x is A, AA, B, BB, C, and CC (the C and CC dividers are on Channel 0 only). An input/output update is needed immediately before reading this register to read its latest value. The bit mapping is as follows: Bit 0: This bit is Logic 1 when phase slewing is active on Divider Q0A	Prog	RP
		1			Bit 1: This bit is Logic 1 when phase slewing is active on Divider Q0AA		
		2			Bit 2: This bit is Logic 1 when phase slewing is active on Divider Q0B		
		3			Bit 3: This bit is Logic 1 when phase slewing is active on Divider Q0B		
		4			Bit 4: This bit is Logic 1 when phase slewing is active on Divider Q0C (Channel 0 only)		
		5			Bit 5: This bit is Logic 1 when phase slewing is active on Divider QOC (Channel 0 only)		
0x310E	DPLL0 distribution phase slew error	[7:6]	Reserved		Reserved.	0x0	R
		[5:0]	DPLL0 phase control error		DPLLO Phase Control Error. This 6-bit (for Channel 0) or 4-bit (Channel 1) bit field contains read-only bits that are Logic 1 when phase slewing is active on the DPLLO Q0x Dividers, where x is A, AA, B, BB, C, and CC (the C and CC dividers are on Channel 0 only). An input/output update is needed immediately before reading this register to read its latest value. The bit mapping is as follows:	Prog	RP
		0			Bit 0: This bit is Logic 1 when phase slewing is active on Divider Q0A		
		1			Bit 1: This bit is Logic 1 when phase slewing is active on Divider Q0AA		
		2			Bit 2: This bit is Logic 1 when phase slewing is active on Divider Q0B		
		3			Bit 3: This bit is Logic 1 when phase slewing is active on Divider Q0B		
		4			Bit 4: This bit is Logic 1 when phase slewing is active on Divider Q0C (Channel 0 only)		
		5			Bit 5: This bit is Logic 1 when phase slewing is active on Divider Q0C (Channel 0 only)		

STATUS READBACK PLL1 REGISTERS—REGISTER 0x3200 TO REGISTER 0x320E

Table 112. STATUS_READBACK_PLL_1 Register Summary

Addr.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x3200	DPLL1 lock status	Reserved		APLL1 calibration done	APLL1 calibration busy	APLL1 lock	DPLL1 frequency lock	DPLL1 phase lock	Ch1 all lock	0xXX	R
0x3201	DPLL1 operation	Reserved	DPLL1	active profile		DPLL1 active	DPLL1 reference switch	DPLL1 holdover	DPLL1 freerun	0xXX	R
0x3202	DPLL1 state	Reserved		DPLL1 FACQ done	DPLL1 FACQ active	RESERVED	DPLL1 phase slew limit	DPLL1 frequency clamped	DPLL1 history available	0xXX	R
0x3203	DPLL1 Tuning Word History 0		DPLL1 tuning word history [7:0]							0xXX	R
0x3204	DPLL1 Tuning Word History 1				DPLL1 tuning	g word history	[15:8]			0xXX	R

Addr.	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x3205	DPLL1 Tuning Word History 2				DPLL1 tun	ing word histo	ry [23:16]			0xXX	R
0x3206	DPLL1 Tuning Word History 3				DPLL1 tun	ing word histo	ry [31:24]			0xXX	R
0x3207	DPLL1 Tuning Word History 4				DPLL1 tun	ing word histo	ry [39:32]			0xXX	R
0x3208	DPLL1 Tuning Word History 5	Reserve	Reserved DPLL1 tuning word history [45:40]								R
0x3209	DPLL1 PLD Tub 0		DPLL1 PLD Tub [7:0]								R
0x320A	DPLL1 PLD Tub 1		R	eserved			DPLL1	PLD Tub [11:8]		0x0X	R
0x320B	DPLL1 FLD Tub 0				DPL	L1 FLD Tub [7	:0]			0xXX	R
0x320C	DPLL1 FLD Tub 1		R	eserved			DPLL1	FLD Tub [11:8]		0x0X	R
0x320D	DPLL1 distribution phase slew active		R	eserved			DPLL1 pl	nase slew activ	⁄e	0x0X	R
0x320E	DPLL1 distribution phase slew error		R	eserved			DPLL1 ph	ase control err	or	0x0X	R

Table 113. STATUS_READBACK_PLL_1 Register Details Addr. Name Bits Bit Name Settings Des

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3200	DPLL1 lock status	[7:6]	Reserved		Reserved.	0x0	R
		5	APLL1 calibration done		APLL1 calibration complete. This read-only bit is Logic 1 when APLL1 calibration is complete. This bit remains Logic 1 until another APLL1 calibration is issued. All of the bits in this register are live, meaning their status is dynamically updated without needing an input/output update before reading.	Prog	RP
		4	APLL1 calibration busy		APLL1 calibration in progress. This read-only bit is Logic 1 when APLL1 calibration is in progress. All of the bits in this register are live, meaning their status is dynamically updated without needing an input/output update before reading.	Prog	RP
		3	APLL1 lock		APLL1 lock. This read-only bit is Logic 1 when APLL1 is locked. All of the bits in this register are live, meaning their status is dynamically updated without needing an input/output update before reading.	Prog	RP
		2	DPLL1 frequency lock		DPLL1 frequency lock. This read-only bit is Logic 1 when DPLL1 is frequency locked. All of the bits in this register are live, meaning their status is dynamically updated without needing an input/output update before reading.	Prog	RP
		1	DPLL1 phase lock		DPLL1 phase lock. This read-only bit is Logic 1 when DPLL1 is phase locked. All of the bits in this register are live, meaning their status is dynamically updated without needing an input/output update before reading.	Prog	RP
		0	Channel 1 all lock		Channel 1 all lock. This read-only bit is the logical AND of the APLL1 lock and the DPLL1 phase lock bits in this register. It is Logic 1 when both PLLs are locked. All of the bits in this register are live, meaning their status is dynamically updated without needing an input/output update before reading.	Prog	RP

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3201	DPLL1 operation	7	Reserved		Reserved.	0x0	R
		[6:4]	DPLL1 active profile		DPLL1 active profile. This 3-bit bit field contains the active profile for DPLL1. If DPLL1 is not active, this bit field contains the last active profile. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		3	DPLL1 active		DPLL1 active. This read-only bit is Logic 1 when DPLL1 is actively tracking an input reference. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		2	DPLL1 reference switch		DPLL1 input reference switching. This read-only bit is Logic 1 when DPLL1 is switching input references. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		1	DPLL1 holdover		DPLL1 is in holdover mode. This read-only bit is Logic 1 when DPLL1 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		0	DPLL1 freerun		DPLL1 is in freerun mode. This read-only bit is Logic 1 when DPLL1 is in freerun mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3202	DPLL1 State	[7:6]	Reserved		Reserved.	0x0	R
		5	DPLL1 FACQ done		DPLL1 fast acquisition done. This read-only bit is Logic 1 when the DPLL1 fast acquisition is completed is complete. It is cleared by writing Logic 1 to the clear DPLL1 FACQ done bit. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		4	DPLL1 FACQ active		DPLL1 fast acquisition active. This read-only bit is Logic 1 when the DPLL1 fast acquisition logic is active. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		3	Reserved		Reserved.	Prog	RP
		2	DPLL1 phase slew limit		DPLL1 phase slew limiter active. This read-only bit is Logic 1 when the DPLL1 phase slew limiter is active. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		1	DPLL1 frequency clamped		DPLL1 frequency clamp is active. This read-only bit is Logic 1 when the DPLL1 frequency clamp is active. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
		0	DPLL1 turning world history		DPLL1 history available. This read-only bit is Logic 1 when the DPLL0 holdover history is available. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3203	DPLL1 tuning word history	[7:0]	DPLL1 turning world history [7:0]		DPLL1 tuning word history. This 46-bit bit field contains the DPLL1 tuning word history that is used while DPLL1 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3204	DPLL1 tuning word history	[7:0]	DPLL1 turning world history [15:8]		DPLL1 tuning word history. This 46-bit bit field contains the DPLL1 tuning word history that is used while DPLL1 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3205	DPLL1 tuning word history	[7:0]	DPLL1 turning world history [23:16]		DPLL1 tuning word history. This 46-bit bit field contains the DPLL1 tuning word history that is used while DPLL1 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3206	DPLL1 tuning word history	[7:0]	DPLL1 turning world history [31:24]		DPLL1 tuning word history. This 46-bit bit field contains the DPLL1 tuning word history that is used while DPLL1 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3207	DPLL1 tuning word history	[7:0]	DPLL1 turning world history [39:32]		DPLL1 tuning word history. This 46-bit bit field contains the DPLL1 tuning word history that is used while DPLL1 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3208	DPLL1 tuning word history	[7:6]	Reserved		Reserved.	0x0	R
		[5:0]	DPLL1 turning world history [45:40]		DPLL1 tuning word history. This 46-bit bit field contains the DPLL1 tuning word history that is used while DPLL1 is in holdover mode. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x3209	DPLL1 PLD tub	[7:0]	DPLL1 PLD tub [7:0]		DPLL1 PLD tub level. This 12-bit bit field contains the DPLL1 PLD tub level. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x320A	DPLL1 PLD tub	[7:4]	Reserved		Reserved.	0x0	R
		[3:0]	DPLL1 PLD tub [11:8]		DPLL1 PLD tub level. This 12-bit bit field contains the DPLL1 PLD tub level. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x320B	DPLL1 FLD tub	[7:0]	DPLL1 FLD tub [7:0]		DPLL1 FLD tub level. This 12-bit bit field contains the DPLL1 PLD tub level. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x320C	DPLL1 FLD tub	[7:4]	Reserved		Reserved.	0x0	R
		[3:0]	DPLL1 FLD tub [11:8]		DPLL1 FLD tub level. This 12-bit bit field contains the DPLL1 PLD tub level. An input/output update is needed immediately before reading this register to read its latest value.	Prog	RP
0x320D	DPLL1 distribution phase slew active	[7:4]	Reserved		Reserved.	0x0	R
		0 1 2	DPLL1 phase slew active		DPLL1 phase slewing active. This 6-bit (for Channel 0) or 4-bit (Channel 1) bit field contains read-only bits that are Logic 1 when phase slewing is active on the DPLL1 Q1x Dividers, where x is A, AA, B, BB, C, and CC (the C and CC dividers are on Channel 0 only). An input/output update is needed immediately before reading this register to read its latest value. The bit mapping is as follows: Bit 0: This bit is Logic 1 when phase slewing is active on Divider Q1A. Bit 1: This bit is Logic 1 when phase slewing is active on Divider Q1A. Bit 2: This bit is Logic 1 when phase slewing is active on Divider Q1B.	Prog	RP
		3 4			Bit 3: This bit is Logic 1 when phase slewing is active on Divider Q1B. Bit 4: This bit is Logic 1 when phase slewing is active on Divider Q1C (Channel 0 only).		
		5			Bit 5: This bit is Logic 1 when phase slewing is active on Divider Q1C (Channel 0 only).		

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x320E	DPLL1 distribution phase slew error	[7:4]	Reserved		Reserved.	0x0	R
		[3:0]	DPLL1 phase control error		DPLL1 phase control error. This 6-bit (for Channel 0) or 4-bit (Channel 1) bit field contains read-only bits that are Logic 1 when phase slewing is active on the DPLL1 Q1x Dividers, where x is A, AA, B, BB, C, and CC (the C and CC dividers are on Channel 0 only). An input/output update is needed immediately before reading this register to read its latest value. The bit mapping is as follows:	Prog	RP
		0			Bit 0: This bit is Logic 1 when phase slewing is active on Divider Q1A.		
		1			Bit 1: This bit is Logic 1 when phase slewing is active on Divider Q1AA.		
		2			Bit 2: This bit is Logic 1 when phase slewing is active on Divider Q1B.		
		3			Bit 3: This bit is Logic 1 when phase slewing is active on Divider Q1B.		

AUXILIARY TDC READ REGISTERS—REGISTER 0x3A00 TO REGISTER 0x3A3B

Table 114. TDC_AUXILIARY_READ Register Summary

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x3A00	NCO 0 Time 0		A	uxiliary N	ICO 0 tir	ne clocl	([7:0]			0xXX	R
0x3A01	NCO 0 Time 1		Au	ıxiliary N	CO 0 tim	ne clock	[15:8]			0xXX	R
0x3A02	NCO 0 Time 2		Au	xiliary NO	00 tim	e clock	[23:16]			0xXX	R
0x3A03	NCO 0 Time 3		Au	xiliary NO	00 tim	e clock	[31:24]			0xXX	R
0x3A04	NCO 0 Time 4		Au	xiliary NO	:00 tim	e clock	[39:32]			0xXX	R
0x3A05	NCO 0 Time 5		Au	xiliary NO	:00 tim	e clock	[47:40]			0xXX	R
0x3A06	NCO 0 Time 6		Au	xiliary NO	:00 tim	e clock	[55:48]			0xXX	R
0x3A07	NCO 0 Time 7		Au	xiliary NO	:00 tim	e clock	[63:56]			0xXX	R
0x3A08	NCO 0 Time 8		Au	xiliary NO	00 tim	e clock	[71:64]			0xXX	R
0x3A09	NCO 0 Time 9		Au	xiliary NO	00 tim	e clock	[79:72]			0xXX	R
0x3A0A	NCO 1 Time 0		Αι	uxiliary N	CO 1 tir	ne clocl	k [7:0]			0xXX	R
0x3A0B	NCO 1 Time 1		Au	xiliary N	CO 1 tin	ne clock	[15:8]			0xXX	R
0x3A0C	NCO 1 Time 2		Aux	kiliary NC	:0 1 tim	e clock	[23:16]			0xXX	R
0x3A0D	NCO 1 Time 3		Aux	kiliary NC	:0 1 tim	e clock	[31:24]			0xXX	R
0x3A0E	NCO 1 Time 4		Aux	kiliary NC	:0 1 tim	e clock	[39:32]			0xXX	R
0x3A0F	NCO 1 Time 5		Aux	kiliary NC	:0 1 tim	e clock	[47:40]			0xXX	R
0x3A10	NCO 1 Time 6		Aux	kiliary NC	:0 1 tim	e clock	[55:48]			0xXX	R
0x3A11	NCO 1 Time 7		Aux	kiliary NC	:0 1 tim	e clock	[63:56]			0xXX	R
0x3A12	NCO 1 Time 8		Aux	kiliary NC	:0 1 tim	e clock	[71:64]			0xXX	R
0x3A13	NCO 1 Time 9		Aux	kiliary NC	:0 1 tim	e clock	[79:72]			0xXX	R
0x3A14	Time Stamp 0 Event Time 0			Eve	nt 0 tim	e [7:0]				0xXX	R
0x3A15	Time Stamp 0 Event Time 1			Ever	nt 0 time	e [15:8]				0xXX	R
0x3A16	Time Stamp 0 Event Time 2			Even	t 0 time	[23:16]				0xXX	R
0x3A17	Time Stamp 0 Event Time 3	Event 0 time [31:24]							0xXX	R	
0x3A18	Time Stamp 0 Event Time 4	Event 0 time [39:32]							0xXX	R	
0x3A19	Time Stamp 0 Event Time 5		Event 0 time [47:40]							0xXX	R
0x3A1A	Time Stamp 0 Event Time 6			Even	t 0 time	[55:48]				0xXX	R

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x3A1B	Time Stamp 0 Event Time 7			Even	t 0 time	[63:56	[i]			0xXX	R
0x3A1C	Time Stamp 0 Event Time 8			Even	t 0 time	[71:64	1]			0xXX	R
0x3A1D	Time Stamp 0 Event Time 9			Even	t 0 time	[79:72	<u>!]</u>			0xXX	R
0x3A1E	Time Stamp 0 Event Time 10		Us	ser Time S	Stamp 0	misse	d count			0xXX	R
0x3A1F	Time Stamp 0 Event Time 11		R	Reserved					User Time Stamp 0 low resolution	0x0X	R
0x3A20	Time Stamp 1 Event Time 0			Eve	nt 1 tim	e [7:0]			111111	0xXX	R
0x3A21	Time Stamp 1 Event Time 1			Ever	nt 1 tim	e [15:8				0xXX	R
0x3A22	Time Stamp 1 Event Time 2			Even	t 1 time	[23:16	[i]			0xXX	R
0x3A23	Time Stamp 1 Event Time 3			Even	t 1 time	[31:24	1]			0xXX	R
0x3A24	Time Stamp 1 Event Time 4		Event 1 time [39:32]								
0x3A25	Time Stamp 1 Event Time 5		Event 1 time [47:40]								
0x3A26	Time Stamp 1 Event Time 6		Event 1 time [55:48]								
0x3A27	Time Stamp 1 Event Time 7		Event 1 time [63:56]								R
0x3A28	Time Stamp 1 Event Time 8		Event 1 time [71:64]								R
0x3A29	Time Stamp 1 Event Time 9		Event 1 time [79:72]								R
0x3A2A	Time Stamp 1 Event Time 10		Us	ser Time S	Stamp 1	misse	d count			0xXX	R
0x3A2B	Time Stamp 1 Event Time 11		R	Reserved					User Time Stamp 1	0x0X	R
0x3A2C	Skew Offset 0			Ske	ew offse	t [7:0]				0xXX	R
0x3A2D	Skew Offset 1			Ske	w offset	[15:8]				0xXX	R
0x3A2E	Skew Offset 2			Skev	v offset	[23:16]			0xXX	R
0x3A2F	Skew Offset 3			Skev	w offset	[31:24]			0xXX	R
0x3A30	Skew Offset 4			Skev	v offset	[39:32]			0xXX	R
0x3A31	Skew Offset 5			Skev	w offset	[47:40]			0xXX	R
0x3A32	Skew Offset 6			Skev	w offset	[55:48]			0xXX	R
0x3A33	Skew Offset 7	Skew offset full window	Reserved			S	kew offs	et [61:56	5]	0xXX	R
0x3A34	Skew Drift 0			Sk	ew drift	[7:0]				0xXX	R
0x3A35	Skew Drift 1		Skew drift [15:8]							0xXX	R
0x3A36	Skew Drift 2		Skew drift [23:16]							0xXX	R
0x3A37	Skew Drift 3		Skew drift [31:24]							0xXX	R
0x3A38	Skew Drift 4		Skew drift [39:32]							0xXX	R
0x3A39	Skew Drift 5		Skew drift [47:40]								R
0x3A3A	Skew Drift 6		Skew drift [55:48]								R
0x3A3B	Skew Drift 7	Skew drift full window	Reserved			9	skew dri	t [61:56		0xXX	R

Table 115. TDC_AUXILIARY_READ Register Details

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3A00	NCO 0 Time 0	[7:0]	Auxiliary NCO 0 time clock [7:0]		Auxiliary NCO 0 time clock. This 80-bit read-only bit field contains the value of the NCO 0 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A01	NCO 0 Time 1	[7:0]	Auxiliary NCO 0 time clock [15:8]		Auxiliary NCO 0 time clock. This 80-bit read-only bit field contains the value of the NCO 0 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A02	NCO 0 Time 2	[7:0]	Auxiliary NCO 0 time clock [23:16]		Auxiliary NCO 0 time clock. This 80-bit read-only bit field contains the value of the NCO 0 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A03	NCO 0 Time 3	[7:0]	Auxiliary NCO 0 time clock [31:24]		Auxiliary NCO 0 time clock. This 80-bit read-only bit field contains the value of the NCO 0 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A04	NCO 0 Time 4		Auxiliary NCO 0 time clock [39:32]		Auxiliary NCO 0 time clock. This 80-bit read-only bit field contains the value of the NCO 0 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A05	NCO 0 Time 5	[7:0]	Auxiliary NCO 0 time clock [47:40]		Auxiliary NCO 0 time clock. This 80-bit read-only bit field contains the value of the NCO 0 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A06	NCO 0 Time 6	[7:0]	Auxiliary NCO 0 time clock [55:48]		Auxiliary NCO 0 time clock. This 80-bit read-only bit field contains the value of the NCO 0 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A07	NCO 0 Time 7	[7:0]	Auxiliary NCO 0 time clock [63:56]		Auxiliary NCO 0 time clock. This 80-bit read-only bit field contains the value of the NCO 0 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A08	NCO 0 Time 8	[7:0]	Auxiliary NCO 0 time clock [71:64]		Auxiliary NCO 0 time clock. This 80-bit read-only bit field contains the value of the NCO 0 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A09	NCO 0 Time 9	[7:0]	Auxiliary NCO 0 time clock [79:72]		Auxiliary NCO 0 time clock. This 80-bit read-only bit field contains the value of the NCO 0 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3A0A	Time 0	[7:0]	Auxiliary NCO 1 time clock [7:0]		Auxiliary NCO 1 time clock. This 80-bit read-only bit field contains the value of the NCO 1 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A0B	NCO 1 Time 1	[7:0]	Auxiliary NCO 1 time clock [15:8]		Auxiliary NCO 1 time clock. This 80-bit read-only bit field contains the value of the NCO 1 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A0C	NCO 1 Time 2	[7:0]	Auxiliary NCO 1 time clock [23:16]		Auxiliary NCO 1 time clock. This 80-bit read-only bit field contains the value of the NCO 1 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A0D	NCO 1 Time 3	[7:0]	Auxiliary NCO 1 time clock [31:24]		Auxiliary NCO 1 time clock. This 80-bit read-only bit field contains the value of the NCO 1 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A0E	NCO 1 Time 4	[7:0]	Auxiliary NCO 1 time clock [39:32]		Auxiliary NCO 1 time clock. This 80-bit read-only bit field contains the value of the NCO 1 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A0F	NCO 1 Time 5	[7:0]	Auxiliary NCO 1 time clock [47:40]		Auxiliary NCO 1 time clock. This 80-bit read-only bit field contains the value of the NCO 1 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A10	NCO 1 Time 6	[7:0]	Auxiliary NCO 1 time clock [55:48]		Auxiliary NCO 1 time clock. This 80-bit read-only bit field contains the value of the NCO 1 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A11	NCO 1 Time 7	[7:0]	Auxiliary NCO 1 time clock [63:56]		Auxiliary NCO 1 time clock. This 80-bit read-only bit field contains the value of the NCO 1 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A12	NCO 1 Time 8	[7:0]	Auxiliary NCO 1 time clock [71:64]		Auxiliary NCO 1 time clock. This 80-bit read-only bit field contains the value of the NCO 1 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP
0x3A13	NCO 1 Time 9	[7:0]	Auxiliary NCO 1 time clock k[79:72]		Auxiliary NCO 1 time clock. This 80-bit read-only bit field contains the value of the NCO 1 time clock at the time the last input/output update was latched by the digital logic. It is useful in two ways: the user can compare the relative phases of NCO 0 and NCO 1. In addition, the integer portion of this bit field can determined how many NCO events occur in a given time interval.	Prog	RP

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3A14	Time Stamp 0 Event Time 0	[7:0]	Event 0 Time [7:0]		User Time Stamp Event 0 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A15	Time Stamp 0 Event Time 1	[7:0]	Event 0 Time [15:8]		User Time Stamp Event 0 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A16	Time Stamp 0 Event Time 2	[7:0]	Event 0 Time [23:16]		User Time Stamp Event 0 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A17	Time Stamp 0 Event Time 3	[7:0]	Event 0 Time [31:24]		User Time Stamp Event 0 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A18	Time Stamp 0 Event Time 4	[7:0]	Event 0 time [39:32]		User Time Stamp Event 0 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A19	Time Stamp 0 Event Time 5	[7:0]	Event 0 time [47:40]		User Time Stamp Event 0 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A1A	Time Stamp 0 Event Time 6	[7:0]	Event 0 time [55:48]		User Time Stamp Event 0 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A1B	Time Stamp 0 Event Time 7	[7:0]	Event 0 time [63:56]		User Time Stamp Event 0 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A1C	Time Stamp 0 Event Time 8	[7:0]	Event 0 time [71:64]		User Time Stamp Event 0 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A1D	Time Stamp 0 Event Time 9	[7:0]	Event 0 time [79:72]		User Time Stamp Event 0 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A1E	Time Stamp 0 Event Time 10		User Time Stamp 0 missed count		User Time Stamp 0 missed count. This unsigned 8-bit bit field contains the number of user timestamps that have been lost in User Time Stamper 0. There are two ways to lose a user time stamp: Two user time stamps can arrive with no intervening input/output update. In that case, the user time stamp in the active register space is overwritten. Or two user time stamps arrive with an input/output update after each stamp, but the first user time stamp is not read before issuing another input/output update. In that case, the user time stamp in the active register space is overwritten.	Prog	RP
0x3A1F	Time Stamp 0 Event Time 11	[7:1]	Reserved		Reserved.	0x0	R
		0	User Time Stamp 0 low resolution		User Time Stamp 0 low resolution flag. This bit is Logic 1 if the User Time Stamp 0 processor detects an event edge that is outside of the expected event period. Discard the associated user time stamp if this occurs.	Prog	RP
0x3A20	Time Stamp 1 Event Time 0	[7:0]	Event 1 time [7:0]		User Time Stamp Event 1 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3A21	Time Stamp 1 Event Time 1	[7:0]	Event 1 time [15:8]		User Time Stamp Event 1 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A22	Time Stamp 1 Event Time 2	[7:0]	Event 1 time [23:16]		User Time Stamp Event 1 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A23	Time Stamp 1 Event Time 3	[7:0]	Event 1 time [31:24]		User Time Stamp Event 1 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A24	Time Stamp 1 Event Time 4	[7:0]	Event 1 time [39:32]		User Time Stamp Event 1 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A25	Time Stamp 1 Event Time 5	[7:0]	Event 1 time [47:40]		User Time Stamp Event 1 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A26	Time Stamp 1 Event Time 6	[7:0]	Event 1 time [55:48]		User Time Stamp Event 1 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A27	Time Stamp 1 Event Time 7	[7:0]	Event 1 time [63:56]		User Time Stamp Event 1 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A28	Time Stamp 1 Event Time 8	[7:0]	Event 1 time [71:64]		User Time Stamp Event 1 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A29	Time Stamp 1 Event Time 9	[7:0]	Event 1 time [79:72]		User Time Stamp Event 1 time. This 80-bit read-only bit field contains the User Time Stamp 0 event time.	Prog	RP
0x3A2A	Time Stamp 1 Event Time 10	[7:0]	Stamp 1 missed count		User Time Stamp 1 missed count. This unsigned 8-bit bit field contains the number of user timestamps that have been lost in User Time Stamper 1. There are two ways to lose a user time stamp: Two user time stamps can arrive with no intervening input/output update. In that case, the user time stamp in the active register space is overwritten. Or two user time stamps arrive with an input/output update after each stamp, but the first user time stamp is not read before issuing another input/output update. In that case, the user time stamp in the active register space is overwritten.	Prog	RP
0x3A2B	Time Stamp 1 Event Time 11	[7:1]	Reserved		Reserved.	0x0	R
		0	User Time Stamp 1 low resolution		User Time Stamp 1 low resolution flag. This bit is Logic 1 if the User Time Stamp 1 processor detects an event edge that is outside of the expected event period. Discard the associated user time stamp if this occurs.	Prog	RP

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3A2C	Skew Offset 0	[7:0]	Skew offset [7:0]		Skew offset. This signed, 62-bit bit field contains the result of a skew offset measurement between the rising edge of the skew reference source to the rising edge of the skew measurement source. If the skew offset calculation is fully averaged, The skew offset full window bit is Logic 1: The value in this bit field must be multiplied by 2_{-16} and the result is the measured skew in units of picoseconds. For example, a skew offset of 0x 3FFF FFF8 A673 24B5 equals $-31,567,174,475$ decimal. Therefore, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately), meaning the skew measurement edge leads the skew reference edge by \sim 482 ns.	Prog	RP
0x3A2D	Skew Offset 1	[7:0]	Skew offset [15:8]		Skew offset. This signed, 62-bit bit field contains the result of a skew offset measurement between the rising edge of the skew reference source to the rising edge of the skew measurement source. If the skew offset calculation is fully averaged, The skew offset full window bit is Logic 1: The value in this bit field must be multiplied by 2_{-16} and the result is the measured skew in units of picoseconds. For example, a skew offset of 0x 3FFF FFF8 A673 24B5 equals $-31,567,174,475$ decimal. Therefore, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately), meaning the skew measurement edge leads the skew reference edge by \sim 482 ns.	Prog	RP
0x3A2E	Skew Offset 2	[7:0]	Skew offset [23:16]		Skew offset. This signed, 62-bit bit field contains the result of a skew offset measurement between the rising edge of the skew reference source to the rising edge of the skew measurement source. If the skew offset calculation is fully averaged, The skew offset full window bit is Logic 1: The value in this bit field must be multiplied by 2_{-16} and the result is the measured skew in units of picoseconds. For example, a skew offset of 0x 3FFF FFF8 A673 24B5 equals $-31,567,174,475$ decimal. Therefore, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately), meaning the skew measurement edge leads the skew reference edge by \sim 482 ns.	Prog	RP
0x3A2F	Skew Offset 3	[7:0]	Skew offset [31:24]		Skew offset. This signed, 62-bit bit field contains the result of a skew offset measurement between the rising edge of the skew reference source to the rising edge of the skew measurement source. If the skew offset calculation is fully averaged, The skew offset full window bit is Logic 1: The value in this bit field must be multiplied by 2_{-16} and the result is the measured skew in units of picoseconds. For example, a skew offset of 0x 3FFF FFF8 A673 24B5 equals $-31,567,174,475$ decimal. Therefore, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately), meaning the skew measurement edge leads the skew reference edge by \sim 482 ns.	Prog	RP
0x3A30	Skew Offset 4	[7:0]	Skew offset [39:32]		Skew offset. This signed, 62-bit bit field contains the result of a skew offset measurement between the rising edge of the skew reference source to the rising edge of the skew measurement source. If the skew offset calculation is fully averaged, The skew offset full window bit is Logic 1: The value in this bit field must be multiplied by 2_{-16} and the result is the measured skew in units of picoseconds. For example, a skew offset of 0x 3FFF FFF8 A673 24B5 equals $-31,567,174,475$ decimal. Therefore, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately), meaning the skew measurement edge leads the skew reference edge by \sim 482 ns.	Prog	RP
0x3A31	Skew Offset 5	[7:0]	Skew offset [47:40]		Skew offset. This signed, 62-bit bit field contains the result of a skew offset measurement between the rising edge of the skew reference source to the rising edge of the skew measurement source. If the skew offset calculation is fully averaged, The skew offset full window bit is Logic 1: The value in this bit field must be multiplied by 2_{-16} and the result is the measured skew in units of picoseconds. For example, a skew offset of 0x 3FFF FFF8 A673 24B5 equals $-31,567,174,475$ decimal. Therefore, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately), meaning the skew measurement edge leads the skew reference edge by \sim 482 ns.	Prog	RP

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3A32	Skew Offset 6	[7:0]	Skew offset [55:48]		Skew offset. This signed, 62-bit bit field contains the result of a skew offset measurement between the rising edge of the skew reference source to the rising edge of the skew measurement source. If the skew offset calculation is fully averaged, The skew offset full window bit is Logic 1: The value in this bit field must be multiplied by 2_{-16} and the result is the measured skew in units of picoseconds. For example, a skew offset of 0x 3FFF FFF8 A673 24B5 equals $-31,567,174,475$ decimal. Therefore, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately), meaning the skew measurement edge leads the skew reference edge by \sim 482 ns.	Prog	RP
0x3A33	Skew Offset 7	7	Skew offset full window		Skew offset over full window. This bit is Logic 1 when the skew offset calculation is fully averaged over the window size determined by the skew window size bit field. It is Logic 0 if this condition is been met. There is an additional diagnostic bit associated with this measurement; the skew limit exceeded IRQ activates if the limits of the skew measurement processor are exceeded.	Prog	RP
		6	Reserved		Reserved.	0x0	R
			Skew offset [61:56]		Skew offset. This signed, 62-bit bit field contains the result of a skew offset measurement between the rising edge of the skew reference source to the rising edge of the skew measurement source. If the skew offset calculation is fully averaged, The skew offset full window bit is Logic 1: The value in this bit field must be multiplied by 2_{-16} and the result is the measured skew in units of picoseconds. For example, a skew offset of 0x 3FFF FFF8 A673 24B5 equals $-31,567,174,475$ decimal. Therefore, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately), meaning the skew measurement edge leads the skew reference edge by \sim 482 ns.	Prog	RP
0x3A34	Skew Drift 0	[7:0]	Skew drift [7:0]		Skew drift. This signed, 62-bit bit field contains the result of a skew drift measurement between the successive periods of the skew reference source. Skew drift is a measure of the rate at which the unaveraged skew offset varies cycle by cycle. The value in this bit field must be multiplied by 2_{-16} and the result is in picoseconds per unit interval. The unit interval is the period of the reference source. For example, assume that the reference source has a frequency of 100 Hz, and a skew drift of 0x 3FFF FFF8 A673 24B5 ($-31,567,174,475$ decimal) is read. Then, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately). Because the reference period is 10 ms, this result indicates the reference measurement period is decreasing 482 ns every 10 ms relative to the reference source period, implying a frequency offset of -48.2 ppm. If the skew drift calculation is fully averaged, The skew drift over full window bit is Logic 1.	Prog	RP
0x3A35	Skew Drift 1	[7:0]	Skew drift [15:8]		Skew drift. This signed, 62-bit bit field contains the result of a skew drift measurement between the successive periods of the skew reference source. Skew drift is a measure of the rate at which the unaveraged skew offset varies cycle by cycle. The value in this bit field must be multiplied by 2_{-16} and the result is in picoseconds per unit interval. The unit interval is the period of the reference source. For example, assume that the reference source has a frequency of 100 Hz, and a skew drift of 0x 3FFF FFF8 A673 24B5 ($-31,567,174,475$ decimal) is read. Then, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately). Because the reference period is 10 ms, this result indicates the reference measurement period is decreasing 482 ns every 10 ms relative to the reference source period, implying a frequency offset of -48.2 ppm. If the skew drift calculation is fully averaged, The skew drift over full window bit is Logic 1.	Prog	RP

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3A36	Skew Drift 2		Skew drift [23:16]		Skew drift. This signed, 62-bit bit field contains the result of a skew drift measurement between the successive periods of the skew reference source. Skew drift is a measure of the rate at which the unaveraged skew offset varies cycle by cycle. The value in this bit field must be multiplied by 2_{-16} and the result is in picoseconds per unit interval. The unit interval is the period of the reference source. For example, assume that the reference source has a frequency of 100 Hz, and a skew drift of 0x 3FFF FFF8 A673 $24B5$ ($-31,567,174,475$ decimal) is read. Then, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately). Because the reference period is 10 ms, this result indicates the reference measurement period is decreasing 482 ns every 10 ms relative to the reference source period, implying a frequency offset of -48.2 ppm. If the skew drift calculation is fully averaged, The skew drift over full window bit is Logic 1.	Prog	RP
0x3A37	Skew Drift 3	[7:0]	Skew drift [31:24]		Skew drift. This signed, 62-bit bit field contains the result of a skew drift measurement between the successive periods of the skew reference source. Skew drift is a measure of the rate at which the unaveraged skew offset varies cycle by cycle. The value in this bit field must be multiplied by 2_{-16} and the result is in picoseconds per unit interval. The unit interval is the period of the reference source. For example, assume that the reference source has a frequency of 100 Hz, and a skew drift of 0x 3FFF FFF8 A673 24B5 ($-31,567,174,475$ decimal) is read. Then, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately). Because the reference period is 10 ms, this result indicates the reference measurement period is decreasing 482 ns every 10 ms relative to the reference source period, implying a frequency offset of -48.2 ppm. If the skew drift calculation is fully averaged, The skew drift over full window bit is Logic 1.	Prog	RP
0x3A38	Skew Drift 4	[7:0]	Skew drift [39:32]		Skew drift. This signed, 62-bit bit field contains the result of a skew drift measurement between the successive periods of the skew reference source. Skew drift is a measure of the rate at which the unaveraged skew offset varies cycle by cycle. The value in this bit field must be multiplied by 2_{-16} and the result is in picoseconds per unit interval. The unit interval is the period of the reference source. For example, assume that the reference source has a frequency of 100 Hz, and a skew drift of 0x 3FFF FFF8 A673 24B5 ($-31,567,174,475$ decimal) is read. Then, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately). Because the reference period is 10 ms, this result indicates the reference measurement period is decreasing 482 ns every 10 ms relative to the reference source period, implying a frequency offset of -48.2 ppm. If the skew drift calculation is fully averaged, The skew drift over full window bit is Logic 1.	Prog	RP
0x3A39	Skew Drift 5	[7:0]	Skew drift [47:40]		Skew drift. This signed, 62-bit bit field contains the result of a skew drift measurement between the successive periods of the skew reference source. Skew drift is a measure of the rate at which the unaveraged skew offset varies cycle by cycle. The value in this bit field must be multiplied by 2_{-16} and the result is in picoseconds per unit interval. The unit interval is the period of the reference source. For example, assume that the reference source has a frequency of 100 Hz, and a skew drift of 0x 3FFF FFF8 A673 24B5 ($-31,567,174,475$ decimal) is read. Then, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately). Because the reference period is 10 ms, this result indicates the reference measurement period is decreasing 482 ns every 10 ms relative to the reference source period, implying a frequency offset of -48.2 ppm. If the skew drift calculation is fully averaged, The skew drift over full window bit is Logic 1.	Prog	RP

Addr.	Name	Bits	Bit Name	Settings	Description	Reset	Access
0x3A3A	Skew Drift 6	[7:0]	Skew drift [55:48]		Skew drift. This signed, 62-bit bit field contains the result of a skew drift measurement between the successive periods of the skew reference source. Skew drift is a measure of the rate at which the unaveraged skew offset varies cycle by cycle. The value in this bit field must be multiplied by 2_{-16} and the result is in picoseconds per unit interval. The unit interval is the period of the reference source. For example, assume that the reference source has a frequency of 100 Hz, and a skew drift of 0x 3FFF FFF8 A673 24B5 ($-31,567,174,475$ decimal) is read. Then, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately). Because the reference period is 10 ms, this result indicates the reference measurement period is decreasing 482 ns every 10 ms relative to the reference source period, implying a frequency offset of -48.2 ppm. If the skew drift calculation is fully averaged, The skew drift over full window bit is Logic 1.	Prog	RP
0x3A3B	Skew Drift 7	7	Skew drift full window		Skew drift over full window. This bit is Logic 1 when the skew drift calculation is fully averaged over the window size determined by the skew window size bit field. It is Logic 0 if this condition is been met. there is an additional diagnostic bit associated with this measurement; The skew limit exceeded IRQ activates if the limits of the skew measurement processor is exceeded.	Prog	RP
		6	Reserved		Reserved.	0x0	R
		[5:0]	Skew drift [61:56]		Skew drift. This signed, 62-bit bit field contains the result of a skew drift measurement between the successive periods of the skew reference source. Skew drift is a measure of the rate at which the unaveraged skew offset varies cycle by cycle. The value in this bit field must be multiplied by 2_{-16} and the result is in picoseconds per unit interval. The unit interval is the period of the reference source. For example, assume that the reference source has a frequency of 100 Hz, and a skew drift of 0x 3FFF FFF8 A673 24B5 ($-31,567,174,475$ decimal) is read. Then, $-31,567,174,475 \times 2^{-16} = -481676.8$ ps (approximately). Because the reference period is 10 ms, this result indicates the reference measurement period is decreasing 482 ns every 10 ms relative to the reference source period, implying a frequency offset of -48.2 ppm. If the skew drift calculation is fully averaged, The skew drift over full window bit is Logic 1.	Prog	RP

 I^2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).



ESD Caution

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Legal Terms and Conditions

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Information contained within this document is subject to change without notice. Software or hardware provided by Analog Devices may not be disassembled, decompiled or reverse engineered. Analog Devices 'standard terms and conditions for products purchased from Analog Devices can be found at: http://www.analog.com/en/content/analog_devices_terms_and_conditions/fca.html

©2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

UG15965-0-6/17(0)



www.analog.com