## REVISIONS

| LTR | DESCRIPTION | DATE | APPROVED |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |



1. SCOPE
1.1 Scope. This drawing documents the general requirements of a high performance 1 pC Charge Injection, 100 Pa Leakage, CMOS, $\pm 5 \mathrm{~V} / 5 \mathrm{~V} / 3$, Quad SPST Switches microcircuit, with an operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

1.2.1 Device type(s).

Device type

01

Generic
ADG613-EP

## Circuit function

1 pC Charge Injection, 100 Pa Leakage, CMOS $\pm 5 \mathrm{~V} / 5 \mathrm{~V} / 3$, Quad SPST Switches
1.2.2 Case outline(s). The case outlines are as specified herein.

| Outline letter | Number of pins | JEDEC PUB 95 | Package style |
| :---: | :---: | :---: | :---: |
|  | 16 | JEDEC MO-153-AB | 16-Lead Thin Shrink Small Outline Package |

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

| Finish designator | Material |
| :---: | :--- |
|  |  |
| A | Hot solder dip |
| C | Tin-lead plate |
| D | Gold plate |
| E | Palladium |
| Z | Gold flash palladium |
|  | Other |

SIZE
A

A

CODE IDENT NO.
16236

[^0]REV

### 1.3 Absolute maximum ratings. 1/

| $V_{\text {DD }}$ to $V_{S S}$ | 13 V 2/ |
| :---: | :---: |
| VDD to GND | -0.3 V to $+6.5 \mathrm{~V} \underline{2} /$ |
| Vss to GND | +0.3 V to -6.5 V ${ }^{\text {l }}$ |
| Analog Inputs | $\mathrm{V}_{\text {SS }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ 3/ |
| Digital Inputs | GND - 0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first 3/ |
| Peak Current, Sx or Dx | 20 mA (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle maximum) |
| Continuous Current, Sx or Dx | 10 mA |
| 3 V Operation, $85^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 7.5 mA |
| Operating temperature range: | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Junction temperature | $150^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ Thermal Impedance - Case outline $X$ | $150.4{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Soldering: |  |
| Lead temperature. Soldering (10 sec) | $300^{\circ} \mathrm{C}$ |
| IR Reflow, Peak Temperature (<20 sec) | $220^{\circ} \mathrm{C}$ |
| Pb-Free Soldering: |  |
| Reflow, Peak Temperature | $260(+0 /-5)^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 20 sec to 40 sec |

## 2. APPLICABLE DOCUMENTS

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)
JEP95 - Registered and Standard Outlines for Semiconductor Devices
(Copies of these documents are available online at http:/www.jedec.org or from JEDEC - Solid State Technology Association, 3103 North 10th Street, Suite 240-S, Arlington, VA 22201-2107).

## 3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
A. Manufacturer's name, CAGE code, or logo
B. Pin 1 identifier
C. ESDS identification (optional)
3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

1/ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
2/ Tested at $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
3/ Over voltages at $I N x, S x$, or Dx are clamped by internal diodes. Limit the current to the maximum ratings given. Tested at $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/16617 |
| :---: | :---: | :--- | :--- |
|  |  | REV | PAGE 3 |

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.
3.5 Diagrams.
3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.
3.5.3 Terminal function. The terminal function shall be as shown in figure 3.
3.5.4 Truth table. The truth table shall be as shown in figure 4.
3.5.5 Functional block diagram. The functional block diagram shall be as shown in figure 5.
3.5.6 On Resistance. The on resistance shall be as shown in figure 6.
3.5.7 Off leakage. The off leakage shall be as shown in figure 7.
3.5.8 On leakage. The on leakage shall be as shown in figure 8.
3.5.9 Switching times. The switching times shall be as shown in figure 9.
3.5.10 Break Before Make Time Delay. The Break Before Make Time Delay shall be as shown in figure 10.
3.5.11 Charge Injection. The charge Injection shall be as shown in figure 11.
3.5.12 Off Isolation. The Off isolation shall be as shown in figure 12.
3.5.13 Channel-to-Channel Crosstalk. The Channel-to-Channel Crosstalk shall be as shown in figure 13.
3.5.14 Bandwidth. The bandwidth shall be as shown in figure 14.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. |
| :---: | :---: | :---: | :---: |
| V62/16617 |  |  |  |$|$|  |  | REV |
| :--- | :--- | :--- |

TABLE I. Electrical performance characteristics. 1/

| Test | Symbol | $\begin{gathered} \text { Test conditions } \underline{2 /} \\ V_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% \\ \mathrm{~V}_{\mathrm{ss}}=5 \mathrm{~V} \pm 10 \% \\ \hline \end{gathered}$ | Limits |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $25^{\circ} \mathrm{C}$ |  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ANALOG SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range |  |  |  |  |  | Vss |  | VDD | V |
| On Resistance, | Ron | $\mathrm{V}_{\mathrm{s}}= \pm 3 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA} ;$ <br> see Figure 6 |  | 85 | 115 |  |  | 160 | $\Omega$ |
| On-Resistance Match Between Channels | $\Delta$ Ron | $\mathrm{V}_{\mathrm{s}}= \pm 3 \mathrm{~V}, \mathrm{Is}=-1 \mathrm{~mA}$ |  | 2 | 4 |  |  | 6.5 | $\Omega$ |
| On-Resistance Flatness | $\mathrm{R}_{\text {RFLAT(ON) }}$ |  |  | 25 | 40 |  |  | 60 | $\Omega$ |
| LEAKAGE CURRENTS ( $\mathrm{V}_{\mathrm{DD}}=+5.5 \mathrm{~V}$, V SS $=-5.5 \mathrm{~V}$ ) |  |  |  |  |  |  |  |  |  |
| Source Off Leakage | Is(OFF) | $V_{D}= \pm 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=\mp 4.5 \mathrm{~V},$ <br> see Figure 7 |  | $\pm 0.01$ | $\pm 0.1$ |  |  | $\pm 2$ | nA |
| Drain Off Leakage, | Id (OFF) | $V_{D}= \pm 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=\mp 4.5 \mathrm{~V}$ <br> see Figure 7 |  | $\pm 0.01$ | $\pm 0.1$ |  |  | $\pm 2$ | nA |
| Channel On Leakage | Id(ON), Is(ON) | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$; see Figure 8 |  | $\pm 0.01$ | $\pm 0.1$ |  |  | $\pm 6$ | nA |
| DIGITAL INPUTS |  |  |  |  |  |  |  |  |  |
| Input High Voltage | Vinh |  |  |  |  | 2.4 |  |  | V |
| Input Low Voltage | Vinl |  |  |  |  |  |  | 0.8 | V |
| Input Current | Iinl or linh | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |  | 0.005 |  |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ |
| Digital Input Capacitance | Cin |  |  | 2 |  |  |  |  | pF |
| DYNAMIC CHARACTERISTICS 3/ |  |  |  |  |  |  |  |  |  |
| Delay from Digital Control Input and Output Switching On | ton | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=3.0 \mathrm{~V} \text {; see Figure } 9 \end{aligned}$ |  | 45 | 65 |  |  | 90 | ns |
| Delay from Digital Control Input and Output Switching Off, | toff | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=3.0 \mathrm{~V} \text {; see Figure } 9 \end{aligned}$ |  | 25 | 40 |  |  | 50 | ns |
| Break-Before-Make Time Delay | tввм | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=3.0 \mathrm{~V} \text {; see Figure } 10 \\ & \hline \end{aligned}$ |  | 15 |  | 10 |  |  | ns |
| Charge Injection |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \text { see Figure } 11 \end{aligned}$ |  | -0.5 |  |  |  |  | pC |
| Off Isolation |  | $\begin{aligned} & \mathrm{RL}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ & \mathrm{f}=10 \mathrm{MHz} \text {; see Figure } 12 \end{aligned}$ |  | -65 |  |  |  |  | dB |
| Channel to Channel Crosstalk |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ & \mathrm{f}=10 \mathrm{MHz} \text {; see Figure } 13 \end{aligned}$ |  | -90 |  |  |  |  | dB |
| -3 dB Bandwidth |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ;$ $\text { see Figure } 14$ |  | 680 |  |  |  |  | MHz |
| Off Switch Source Capacitance | $\mathrm{Cs}_{\text {(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 |  |  |  |  | pF |
| Off Switch Drain Capacitance | $\mathrm{C}_{\text {d(ofF })}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 |  |  |  |  | pF |
| On Switch Capacitance | $\mathrm{Cd}(\mathrm{ON}), \mathrm{Cs}(\mathrm{ON})$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 |  |  |  |  | pF |
| POWER REQUIREMENTS ( $\mathrm{V}_{\mathrm{DD}}=+5.5 \mathrm{~V}, \mathrm{~V}$ SS $=-5.5 \mathrm{~V}$ ) |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | IDD | Digital inputs $=0 \mathrm{~V}$ or 5.5 V |  | 0.001 |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| Negative Supply Current | Iss | Digital inputs $=0 \mathrm{~V}$ or 5.5 V |  | 0.001 |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| Vdd/Vss |  |  |  |  |  | $\pm 2.7$ |  | $\pm 5.5$ | V |
| Power Consumption |  |  |  | 11 |  |  |  |  | nW |
|  |  |  |  |  | 11 |  |  |  | $\mu \mathrm{W}$ |

See footnote at end of table.

## DLA LAND AND MARITIME COLUMBUS, OHIO

CODE IDENT NO.

## 16236

REV

DWG NO.
V62/16617
PAGE 5

TABLE I. Electrical performance characteristics - Continued. 1/

| Test | Symbol | $\begin{gathered} \text { Test conditions } \underline{2 /} \\ \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% \\ \mathrm{~V} \mathrm{ss}=0 \mathrm{~V} \\ \hline \end{gathered}$ | Limits |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $25^{\circ} \mathrm{C}$ |  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ANALOG SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range |  |  |  |  |  | 0 |  | VDD | V |
| On Resistance, | Ron | $\mathrm{V}_{\mathrm{s}}=3.5 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA} ;$ <br> see Figure 6 |  | 210 | 290 |  |  | 380 | $\Omega$ |
| On-Resistance Match Between Channels | $\Delta$ Ron | V s $=3.5 \mathrm{~V}$, $\mathrm{Is}=-1 \mathrm{~mA}$ |  | 3 | 10 |  |  | 13 | $\Omega$ |
| LEAKAGE CURRENTS ( $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ ) |  |  |  |  |  |  |  |  |  |
| Source Off Leakage | Is(OFF) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} \text { or } 4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{D}}=4.5 \mathrm{~V} \text { or } 1 \mathrm{~V} \text {; see Figure } 7 \end{aligned}$ |  | $\pm 0.01$ | $\pm 0.1$ |  |  | $\pm 2$ | nA |
| Drain Off Leakage, | Id (OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} \text { or } 4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{D}}=4.5 \mathrm{~V} \text { or } 1 \mathrm{~V} \text {; see Figure } 7 \end{aligned}$ |  | $\pm 0.01$ | $\pm 0.1$ |  |  | $\pm 2$ | nA |
| Channel On Leakage | Id(ON), Is(ON) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text { or } 4.5 \mathrm{~V} \text {; } \\ & \text { see Figure } 8 \end{aligned}$ |  | $\pm 0.01$ | $\pm 0.1$ |  |  | $\pm 6$ | nA |
| DIGITAL INPUTS |  |  |  |  |  |  |  |  |  |
| Input High Voltage | Vinh |  |  |  |  | 2.4 |  |  | V |
| Input Low Voltage | VINL |  |  |  |  |  |  | 0.8 | V |
| Input Current | Iinl or linh | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |  | 0.005 |  |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ |
| Digital Input Capacitance | $\mathrm{CIN}_{\text {IN }}$ |  |  | 2 |  |  |  |  | pF |
| DYNAMIC CHARACTERISTICS 3 / |  |  |  |  |  |  |  |  |  |
|  | ton | $\begin{aligned} & \mathrm{RL}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=3.0 \mathrm{~V} \text {; see Figure } 9 \end{aligned}$ |  | 70 | 100 |  |  | 150 | ns |
|  | toff | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=3.0 \mathrm{~V} \text {; see Figure } 9 \end{aligned}$ |  | 25 | 40 |  |  | 50 | ns |
| Break-Before-Make Time Delay | tвBM | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=3.0 \mathrm{~V} \text {; see Figure } 10 \end{aligned}$ |  | 25 |  | 10 |  |  | ns |
| Charge Injection |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} \text {; see Figure } 11 \end{aligned}$ |  | 1 |  |  |  |  | pC |
| Off Isolation |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ & \mathrm{f}=10 \mathrm{MHz} \text {; see Figure } 12 \end{aligned}$ |  | -62 |  |  |  |  | dB |
| Channel to Channel Crosstalk |  | $\begin{aligned} & \mathrm{RL}_{\mathrm{L}}=50 \Omega, C_{L}=5 \mathrm{pF}, \\ & \mathrm{f}=10 \mathrm{MHz} \text {; see Figure } 13 \end{aligned}$ |  | -90 |  |  |  |  | dB |
| -3 dB Bandwidth |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ; \\ & \text { see Figure } 14 \end{aligned}$ |  | 680 |  |  |  |  | MHz |
| Off Switch Source Capacitance | Cs(off) | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 |  |  |  |  | pF |
| Off Switch Drain Capacitance | $\mathrm{C}_{\text {d(ofF })}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 |  |  |  |  | pF |
| On Switch Capacitance | $\mathrm{Cd}_{\text {(ON })}, \mathrm{Cs}_{\text {(ON) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 |  |  |  |  | pF |
| POWER REQUIREMENTS ( $\left.\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}\right)$ |  |  |  |  |  |  |  |  |  |
|  | IDD | Digital inputs $=0 \mathrm{~V}$ or 5.5 V |  | 0.001 |  |  |  | 1.0 | $\mu \mathrm{A}$ |
|  | VDD | Digital inputs $=0 \mathrm{~V}$ or 5.5 V |  |  |  | 2.7 |  | 5.5 | V |
| Power Consumption |  |  |  | 5.5 |  |  |  |  | nW |
|  |  |  |  |  | 5.5 |  |  |  | $\mu \mathrm{W}$ |

See footnote at end of table.

## DLA LAND AND MARITIME COLUMBUS, OHIO

TABLE I. Electrical performance characteristics - Continued. 1/

| Test | Symbol | $\begin{gathered} \text { Test conditions } \underline{\underline{\prime}} \\ \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \% \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{gathered}$ | Limits |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $25^{\circ} \mathrm{C}$ |  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ANALOG SWITCH |  |  |  |  |  |  |  |  |  |
| Analog Signal Range |  |  |  |  |  | 0 |  | VDD | V |
| On Resistance, | Ron | $\mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA} ;$ <br> see Figure 6 |  | 380 |  |  | 460 |  | $\Omega$ |
| LEAKAGE CURRENTS ( $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ ) |  |  |  |  |  |  |  |  |  |
| Source Off Leakage | Is(OFF) | $\begin{aligned} & V_{S}=1 \mathrm{~V} \text { or } 3 \mathrm{~V}, \\ & V_{D}=3 \mathrm{~V} \text { or } 1 \mathrm{~V} \text {; see Figure } 7 \end{aligned}$ |  | $\pm 0.01$ | $\pm 0.1$ |  |  | $\pm 2$ | nA |
| Drain Off Leakage, | Id (OFF) | $\begin{aligned} & V_{S}=1 \mathrm{~V} \text { or } 3 \mathrm{~V}, \\ & V_{D}=3 \mathrm{~V} \text { or } 1 \mathrm{~V} \text {; see Figure } 7 \end{aligned}$ |  | $\pm 0.01$ | $\pm 0.1$ |  |  | $\pm 2$ | nA |
| Channel On Leakage | Id(ON), Is(ON) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text { or } 4.5 \mathrm{~V} \text {; } \\ & \text { see Figure } 8 \end{aligned}$ |  | $\pm 0.01$ | $\pm 0.1$ |  |  | $\pm 6$ | nA |
| DIGITAL INPUTS |  |  |  |  |  |  |  |  |  |
| Input High Voltage | VINH |  |  |  |  | 2.0 |  |  | V |
| Input Low Voltage | VINL |  |  |  |  |  |  | 0.8 | V |
| Input Current | Iinl or Iinh | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {InL }}$ or $\mathrm{V}_{\text {In }}$ |  | 0.005 |  |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ |
| Digital Input Capacitance | $\mathrm{Cin}^{\text {a }}$ |  |  | 2 |  |  |  |  | pF |
| DYNAMIC CHARACTERISTICS 3/ |  |  |  |  |  |  |  |  |  |
|  | ton | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=2 \mathrm{~V} \text {; see Figure } 9 \end{aligned}$ |  | 130 | 185 |  |  | 260 | ns |
|  | toff | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=2 \mathrm{~V} \text {; see Figure } 9 \end{aligned}$ |  | 40 | 55 |  |  | 65 | ns |
| Break-Before-Make Time Delay | tвBm | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=2 \mathrm{~V} \text {; see Figure } 10 \end{aligned}$ |  | 50 |  | 10 |  |  | ns |
| Charge Injection |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} \text {; see Figure } 11 \end{aligned}$ |  | 1.5 |  |  |  |  | pC |
| Off Isolation |  | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \\ & \mathrm{f}=10 \mathrm{MHz} \text {; see Figure } 12 \end{aligned}$ |  | -62 |  |  |  |  | dB |
| Channel to Channel Crosstalk |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ & \mathrm{f}=10 \mathrm{MHz} \text {; see Figure } 13 \end{aligned}$ |  | -90 |  |  |  |  | dB |
| -3 dB Bandwidth |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ;$ $\text { see Figure } 14$ |  | 680 |  |  |  |  | MHz |
|  | Cs (off) | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 |  |  |  |  | pF |
|  | $\mathrm{C}_{\text {d(ofF })}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 |  |  |  |  | pF |
|  | Cd (On), Cs (ON) | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 |  |  |  |  | pF |
| POWER REQUIREMENTS ( $\left.\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}\right)$ |  |  |  |  |  |  |  |  |  |
|  | IDD | Digital inputs $=0 \mathrm{~V}$ or 3.3 V |  | 0.001 |  |  |  | 1.0 | $\mu \mathrm{A}$ |
|  | VDD | Digital inputs $=0 \mathrm{~V}$ or 3.3 V |  |  |  | 2.7 |  | 5.5 | V |
| Power Consumption |  |  |  | 3.3 |  |  |  |  | nW |
|  |  |  |  |  | 3.3 |  |  |  | $\mu \mathrm{W}$ |

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
2/ GND $=0 \mathrm{~V}$, unless otherwise noted. $\mathrm{V}_{\mathrm{s}}$ is the source voltage. $\mathrm{V}_{\mathrm{D}}$ is the drain voltage.
3/ Guaranteed by design; not subject to production test.

## DLA LAND AND MARITIME COLUMBUS, OHIO

CODE IDENT NO.

## 16236

REV

DWG NO.
V62/16617
PAGE 7

## Case X



| Dimensions |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Millimeters |  | Symbol | Millimeters |  |
|  | Min | Max |  | Min | Max |
| A |  | 1.20 | E | 4.30 | 4.50 |
| A1 | 0.05 | 0.15 | E1 | 6.40 BSC |  |
| b | 0.19 | 0.30 | e | 0.65 BSC |  |
| C | 0.09 | 0.20 | L | 0.45 | 0.75 |
| D | 4.90 | 5.10 |  |  |  |

NOTES:

1. All linear dimensions are in millimeters.
2. Falls within JEDEC MO-153-AB.

FIGURE 1. Case outline.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/16617 |
| :---: | :---: | :---: | :---: |
|  |  | REV | PAGE 8 |


| Case outline $X$ |  |  |  |
| :---: | :---: | :---: | :---: |
| Terminal <br> number | Terminal <br> symbol | Terminal <br> number | Terminal <br> symbol |
| 1 | IN1 | 16 | IN2 |
| 2 | D1 | 15 | D2 |
| 3 | S1 | 14 | S2 |
| 4 | VSS | 13 | VDD $^{\text {D }}$ |
| 5 | GND | 12 | NC |
| 6 | S4 | 11 | S3 |
| 7 | D4 | 10 | D3 |
| 8 | IN4 | 9 | IN3 |

NOTES:

1. $N C=$ Not Internally connected.

FIGURE 2. Terminal connections.

| Case outline X |  |  |
| :---: | :---: | :--- |
| Terminal |  | Description |
| Number | Mnemonic |  |
| 1 | IN1 | Switch 1 Digital Control Input. |
| 2 | D1 | Drain Terminal of Switch 1. This pin can be an input or output. |
| 3 | S1 | Source Terminal of Switch 1. This pin can be an input or output |
| 4 | Vss | Most Negative Power Supply Terminal. Tie this pin to GND when <br> using the device with single-supply voltages. |
| 5 | GND | Ground (0 V) Reference. |
| 6 | S4 | Source Terminal of Switch 4. This pin can be an input or output. |
| 7 | D4 | Drain Terminal of Switch 4. This pin can be an input or output. |
| 8 | IN4 | Switch 4 Digital Control Input. |
| 9 | IN3 | Switch 3 Digital Control Input. |
| 10 | D3 | Drain Terminal of Switch 3. This pin can be an input or output. |
| 11 | S3 | Source Terminal of Switch 3. This pin can be an input or output. |
| 12 | NC | Not Internally Connected. |
| 13 | VDD | Most Positive Power Supply Terminal. |
| 14 | S2 | Source Terminal of Switch 2. This pin can be an input or output. |
| 15 | D2 | Drain Terminal of Switch 2. This pin can be an input or output. |
| 16 | IN2 | Switch 2 Digital Control Input. |

FIGURE 3. Terminal function.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/16617 |
| :---: | :---: | :--- | :--- |
|  |  | REV | PAGE 9 |


| Logic | S1 and S4 | S2 and S3 |
| :---: | :---: | :---: |
| 0 | Off | On |
| 1 | On | Off |

FIGURE 4. Truth table.


FIGURE 5. Functional block diagram.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/16617 |
| :---: | :---: | :---: | :---: |
|  |  | REV | PAGE 10 |



FIGURE 6. . On Resistance.
FIGURE 7 Off Leakage.


FIGURE 8. On Leakage.


FIGURE 9. Switching times.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/16617 |
| :---: | :---: | :---: | :---: |
|  |  | REV | PAGE 11 |



FIGURE 10. Break Before Make Time Delay.


FIGURE 11. Charge Injection.


FIGURE 12. Off Isolation.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/16617 |
| :---: | :---: | :---: | :---: |
|  |  | REV | PAGE 12 |



CHANNEL-TO-CHANNEL CROSSTALK $=20 \log \left[V_{8} / V_{\text {OUT }}\right.$

FIGURE 13. Channel to Channel Crosstalk.


FIGURE 14. Bandwidth. (Fig 22)

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/16617 |
| :---: | :---: | :---: | :---: |
|  |  | REV | PAGE 13 |

## 4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

## 5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

## 6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/default.aspx

| Vendor item drawing <br> administrative control <br> number 1/ | Device <br> manufacturer <br> CAGE code | Ordering <br> Quantity | Vendor part number |
| :---: | :---: | :---: | :---: |
| V62/16617-01XE | 24355 | Tube 96 units | ADG613SRUZ-EP |
|  |  | Reel 1000 units | ADG613SRUZ-EP-RL7 |

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code
24355

Source of supply
Analog Devices
1 Technology Way
P.O. Box 9106

Norwood, MA 02062-9106

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> $\mathbf{1 6 2 3 6}$ | DWG NO. <br> V62/16617 |
| :---: | :---: | :---: | :---: |
|  |  | REV | PAGE 14 |


[^0]:    DWG NO.
    V62/16617
    PAGE 2

