													REVIS	SIONS								
					Ľ	TR				DESC	RIPTI	ON				D	ATE			APPR	OVED	
Prepared	in acc	ordar	nce wit	h ASN	/IE Y1	4.24	1	1	1	-	1	T	n	1	T	1	T	Ve	endor i	item dr	awing	T
REV																						
PAGE																						
REV																						
PAGE																						
REV STA			REV			4				-					10	44	40	40				
			PAG	1	040	1 ED BY	2	3	4	5	6	7	8	9	10	11	12	13	 			<u> </u>
PMIC N/A	A					FICE														ИЕ 3990		
													h							dla.m		
Original d	ate of /-MM-	drawi	ing			D BY						TIT	LE									
13-03-28 APPROVED BY CHARLES F. SAFFLE			E						NT O . TO /						16 B	11						
														ITHIC								
				SI	ZE	COL	DE IDE	NT. N	0.			DWO	g no.				_					
				4	4			16	236						١	/62	2/12	266	3			
				REV	,	L						PAG	E 1	OF	13							
														0.	10							

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance quad, current output, serial input 16 bit digital to analog converter microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/12663</u> - Drawing number	01 Device type (See 1.2.1)	Case outline (See 1.2.2)	Lead finish (See 1.2.3)	
1.2.1 <u>Device type(s)</u> .				
Device type	Generic	<u>(</u>	Circuit function	
01	AD5544	Quad, current output, serial input 16 bit o to analog converter		

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	28	MO-150-AH	Small outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
A B C D E Z	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

Positive power supply (V _{DD}) to ground (GND)	0.3 V, +8 V
Negative power supply (V _{SS}) to GND	+0.3 V, -7 V
Reference voltage input (V _{REF} x) to GND Logic input and output to GND	18 V, +18 V 0.3 V, +8 V
Voltage at current output (V(I _{OUT} x)) to GND	0.3 V, V _{DD} + 0.3 V
Analog ground (A _{GND} x) to digital ground (DGND) Input current to any pin except supplies	
Power dissipation (P _D)	See table I.
Maximum junction temperature range (T _J)	150°C
Storage temperature range (T _{STG}) Lead temperature:	
Vapor phase, 60 seconds Infrared, 15 seconds	
1.4 <u>Recommended operating conditions</u> . <u>2</u> /	
Positive power supply (V _{DD})	2.7 V to 5.5 V
Operating free-air temperature range (T _A)	55°C to +125°C
1.5 <u>Thermal characteristics</u> .	
Thermal resistance, junction to ambient (θ_{JA})	100°C/W

^{2/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 3

<u>1</u>/ Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http://www.jedec.org)

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

- 3.5 Diagrams.
- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Timing waveforms</u>. The timing waveforms shall be as shown in figure 3.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 4

Test	Symbol	Conditions <u>2</u> /	Temperature, T _A	Device type	Lin	nits	Unit
					Min	Max	
Static performance. 3/							
Resolution	N	1 LSB = V _{REF} / 2 ¹⁶ = 153 μ V when V _{REF} = 10 V	-55°C to +125°C	01		16	Bits
Relative accuracy	INL		-55°C to +125°C	01		±1.5	LSB
Differential nonlinearity	DNL		-55°C to +125°C	01		±1.5	LSB
Output leakage current	IOUT	Data = 0x0000	+25°C	01		10	nA
			+85°C			20	
Full scale gain error	G _{FSE}	Data = 0xFFFF	-55°C to +125°C	01		±4	mV
Full scale <u>4</u> / temperature coefficient	TCV _{FS}		-55°C to +125°C	01	1 ty	pical	ppm/ °C
Feedback resistor	R _{FB} x	V _{DD} = 5 V	-55°C to +125°C	01	4	8	kΩ
Reference input.							
V _{REF} x range	V _{REF} x		-55°C to +125°C	01	-15	+15	V
Input resistance	R _{REF} x		-55°C to +125°C	01	4	8	kΩ
Input resistance match	R _{REF} x	Channel to channel	-55°C to +125°C	01	0.35 1	typical	%
Input capacitance 4/	C _{REF} x		-55°C to +125°C	01	5 ty	pical	pF
Analog output.							
Output current	IOUTX	Data = 0xFFFF	-55°C to +125°C	01	1.25	2.5	mA
Output capacitance 4/	C _{OUT} x	Code dependent	-55°C to +125°C	01	35 ty	/pical	pF
Logic inputs and output.		I					
Logic input low voltage	VIL		-55°C to +125°C	01		0.8	V
Logic input high voltage	VIH		-55°C to +125°C	01	2.4		V
Input leakage current	۱ _{IL}		-55°C to +125°C	01		1	μA
Input capacitance 4/	CIL		-55°C to +125°C	01		10	pF

TABLE I. Electrical performance characteristics. 1/

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 5

Test	Symbol	Conditions <u>2</u> /	Temperature, T _A	Device type	Lir	nits	Unit
					Min	Max	1
Logic inputs and output -	- continued.						
Logic output low voltage	V _{OL}	I _{OL} = 1.6 mA	-55°C to +125°C	01		0.4	V
Logic output high voltage	V _{OH}	I _{OH} = 100 μA	-55°C to +125°C	01	4		V
Interface timing. 4/5/							
Clock width high	tСН		-55°C to +125°C	01	25		ns
Clock width low	tCL		-55°C to +125°C	01	25		ns
CS to clock setup	tCSS		-55°C to +125°C	01	0		ns
Clock to $\overline{\text{CS}}$ hold	tCSH		-55°C to +125°C	01	25		ns
Clock to SDO propagation delay	tpD		-55°C to +125°C	01	2	20	ns
Load DAC pulse width	^t LDAC		-55°C to +125°C	01	25		ns
Data setup	tDS		-55°C to +125°C	01	20		ns
Data hold	t _{DH}		-55°C to +125°C	01	20		ns
Load setup	tLDS		-55°C to +125°C	01	5		ns
Load hold	^t LDH		-55°C to +125°C	01	25		ns
Supply characteristics.							
Power supply range	V _{DD} RANGE		-55°C to +125°C	01	2.7	5.5	V
Positive supply current	I _{DD}	Logic inputs = 0 V	-55°C to +125°C	01		5	μΑ
Negative supply current	I _{SS}	Logic inputs = 0 V, V _{SS} = -5 V	-55°C to +125°C	01		9	μA
Power dissipation	PD	Logic inputs = 0 V	-55°C to +125°C	01		1.25	mW
Power supply sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$	-55°C to +125°C	01		0.006	%/%

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 6

Test	Symbol	Conditions <u>2</u> /	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
AC characteristics. 6/						•	-
Output voltage settling time	t _S	To ±0.1% of full scale, data = 0x0000 to 0xFFFF to 0x0000	-55°C to +125°C	01	0.9 t <u>i</u>	/pical	μs
Reference multiplying bandwidth	BW – 3 dB	V _{REF} x = 5 Vp-p, data = 0xFFFF, C _{FB} = 2.0 pF	-55°C to +125°C	01	12 typical		MHz
DAC glitch impulse	Q	V _{REF} x = 8 V rms, data = 0x0000 to 0x8000 to 0x0000	-55°C to +125°C	01	-1 typical		nV- sec
Feedthrough error	V _{OUT} X/ V _{REF} X	Data = 0x0000, V _{REF} x = 100 mV rms, f = 100 kHz	-55°C to +125°C	01	-65 typical		dB
Crosstalk error	V _{OUT} A/ V _{REF} B	Data = 0x0000, -55°C to +125°C 01 -90 V _{REF} B = 100 mV rms, adjacent channel, f = 100 kHz -55°C to +125°C 01 -90		ypical	dB		
Digital feedthrough	Q	$\overline{\text{CS}}$ = 1, f _{CLK} = 1 MHz	-55°C to +125°C	01	0.6 t	/pical	nV- sec
Total harmonic distortion	THD	V _{REF} x = 5 Vpp, data = 0xFFFF, f = 1 kHz	-55°C to +125°C	01	-98 t	/pical	dB
Output spot noise voltage	eN	f = 1 kHz, BW = 1 Hz	-55°C to +125°C	01	7 typical		nV / √Hz

TABLE I. Electrical performance characteristics - Continued. 1/

<u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

- <u>2</u>/ Unless otherwise specified, $V_{DD} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = 0 \text{ V}$, $I_{OUTX} = \text{virtual GND}$, $A_{GNDX} = 0 \text{ V}$, $V_{REFA} = V_{REFB} = V_{REFC} = V_{REFD} = 10 \text{ V}$, and $T_A = \text{full temperature range}$.
- 3/ All static performance tests (except I_{OUT}x) are performed in a closed loop system using an external precision OP177 current to voltage amplifier. The device R_{FB} terminal is tied to the amplifier output. Typical values represent average readings measured at 25°C.
- 4/ These parameters are guaranteed by design and are not subject to production testing.
- 5/ All input control signals are specified with $t_R = t_F = 2.5$ ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.
- 6/ All ac characteristic tests are performed in a closed loop system using an AD8038 current to voltage converter amplifier.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 7




FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 8

Case X

	Dimensions						
Symbol	Symbol Inches				Millimeters		
	Min	Med	Max	Min	Med	Max	
А			.078			2.00	
A1	.064	.068	.072	1.65	1.75	1.85	
A2	.001		.003	0.05		0.10	
b	.008		.014	0.22		0.38	
С	.003		.009	0.09		0.25	
D	.389	.401	.413	9.90	10.20	10.50	
E	.196	.208	.220	5.00	5.30	5.60	
E1	.291	.307	.322	7.40	7.80	8.20	
е		.025 BSC			0.65 BSC		
L	.021	.029	.037	0.55	0.75	0.95	

NOTES:1. Controlling dimensions are inch, millimeter dimensions are given for reference only.2. Falls within reference to JEDEC MO-150-AH.

FIGURE 1. Case outline - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 9

Case X

Device type		01
Case outline		Х
Terminal number	Terminal symbol	Description
1	A _{GND} A	DAC A analog ground.
2	IOUTA	DAC A current output.
3	V _{REF} A	DAC A reference voltage input terminal. Establishes DAC A full scale output voltage. This pin can be tied to the V _{DD} pin.
4	R _{FB} A	Establish the voltage output for DAC A by connecting to an external amplifier output.
5	MSB	MSB pin. Set pin during a reset pulse (\overline{RS}) or at system power on if tied to ground or V _{DD} .
6	RS	Reset pin, active low input. Input register and DAC registers are set to all 0's or half scale code, determined by the voltage on the MSB pin. Register data = $0x0000$ when MSB = 0 .
7	V _{DD}	Positive power supply input. Specified range of operation: 5 V \pm 10 %.
8	CS	Chip select, active low input. Disable shift register loading when high. Transfers serial register data to the input register when \overline{CS} / \overline{LDAC} returns high. Does not affect \overline{LDAC} operation.
9	CLK	Clock input. Positive edge clocks data into the shift register.
10	SDI	Serial data input. Input data loads directly into the shift register.
11	R _{FB} B	Establish the voltage output for DAC B by connecting to an external amplifier output.
12	V _{REF} B	DAC B reference voltage input terminal. Establishes DAC B full scale output voltage. This pin can be tied to the V _{DD} pin.
13	I _{OUT} B	DAC B current output.
14	A _{GND} B	DAC B analog ground.

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 10

Device type		01
Case outline		X
Terminal number	Terminal symbol	Description
15	A _{GND} C	DAC C analog ground.
16	I _{OUT} C	DAC C current output.
17	V _{REF} C	DAC C reference voltage input terminal. Establishes DAC C full scale output voltage. This pin can be tied to the V_{DD} pin.
18	R _{FB} C	Establish the voltage output for the DAC C by connecting to an external amplifier output.
19	NC	No connect. Do not connect to this pin.
20	SDO	Serial data output. Input data loads directly into the shift register. Data appears at SDO at 19 clock pulses for the device after input at the SDI pin.
21	LDAC	Load DAC register strobe, level sensitive active low. Transfer all input register data to DAC registers. Asynchronous active low input.
22	AGNDF	High current analog force ground.
23	V _{SS}	Negative bias power supply input. Specified range of operation: -5.5 V to +0.3 V.
24	DGND	Digital ground pin.
25	R _{FB} D	Establish the voltage output for DAC D by connecting to an external amplifier output.
26	V _{REF} D	DAC D reference voltage input terminal. Establishes DAC D full scale output voltage. This pin can be tied to the V_{DD} pin.
27	I _{OUT} D	DAC D current output.
28	A _{GND} D	DACD analog ground.

FIGURE 2. <u>Terminal connections</u> - continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 11




FIGURE 3. Timing waveforms.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 12

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>http://www.landandmaritime.dla.mil/Programs/Smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number
V62/12663-01XB	24355	AD5544SRS-EP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: Raheen Business Park Limerick, Ireland

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12663
		REV	PAGE 13