

# **PRU-ICSS Feature Comparison**

---

---

---

*Catalog Processors*

## **ABSTRACT**

This application report documents the feature differences between the PRU subsystems available on different TI processors.

---

## **Contents**

|   |                    |   |
|---|--------------------|---|
| 1 | Introduction ..... | 2 |
| 2 | References .....   | 3 |

## **Trademarks**

All trademarks are the property of their respective owners.

## 1 Introduction

This article documents the feature differences between the PRU subsystems available on different TI processors.

**Table 1. PRU-ICSS Feature Comparison**

| Features                              | AM335x                                              | AM437x                                                                                    |                                                                                           | AM570x                                                                                    | AM571x                                                                                    | AM572x                                              | K2G                                                                                       |
|---------------------------------------|-----------------------------------------------------|-------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------|-----------------------------------------------------|-------------------------------------------------------------------------------------------|
|                                       | PRU-ICSS1                                           | PRU-ICSS1                                                                                 | PRU-ICSS0                                                                                 | 2x PRU-ICSS <sup>(1)</sup>                                                                | 2x PRU-ICSS <sup>(1)</sup>                                                                | 2x PRU-ICSS <sup>(1)</sup>                          | 2x PRU-ICSS <sup>(1)</sup>                                                                |
| Number of PRU cores                   | 2                                                   | 2                                                                                         | 2                                                                                         | 2                                                                                         | 2                                                                                         | 2                                                   | 2                                                                                         |
| Max Frequency                         | 200 MHz                                             | 225 MHz <sup>(2)</sup>                                                                    | 225 MHz <sup>(2)</sup>                                                                    | 200 MHz                                                                                   | 200 MHz                                                                                   | 200 MHz                                             | 200 MHz                                                                                   |
| IRAM size (per PRU core)              | 8 KB                                                | 12 KB                                                                                     | 4 KB                                                                                      | 12 KB                                                                                     | 12 KB                                                                                     | 12 KB                                               | 16 KB                                                                                     |
| DRAM size (per PRU core)              | 8 KB                                                | 8 KB                                                                                      | 4 KB                                                                                      | 8 KB                                                                                      | 8 KB                                                                                      | 8 KB                                                | 8 KB                                                                                      |
| Shared DRAM size                      | 12 KB                                               | 32 KB                                                                                     | 0 KB                                                                                      | 32KB                                                                                      | 32KB                                                                                      | 32KB                                                | 64KB w/ ECC                                                                               |
| General Purpose Input (per PRU core)  | Direct; or 16-bit parallel capture; or 28-bit shift | Direct; or 16-bit parallel capture; or 28-bit shift; or 3ch EnDat 2.2; or 9ch Sigma Delta | Direct; or 16-bit parallel capture; or 28-bit shift; or 3ch EnDat 2.2; or 9ch Sigma Delta | Direct; or 16-bit parallel capture; or 28-bit shift; or 3ch EnDat 2.2; or 9ch Sigma Delta | Direct; or 16-bit parallel capture; or 28-bit shift; or 3ch EnDat 2.2; or 9ch Sigma Delta | Direct; or 16-bit parallel capture; or 28-bit shift | Direct; or 16-bit parallel capture; or 28-bit shift; or 3ch EnDat 2.2; or 9ch Sigma Delta |
| General Purpose Output (per PRU core) | Direct; or Shift out                                | Direct; or Shift out                                                                      | Direct; or Shift out                                                                      | Direct; or Shift out                                                                      | Direct; or Shift out                                                                      | Direct; or Shift out                                | Direct; or Shift out                                                                      |
| GPI Pins (PRU0, PRU1)                 | 17, 17                                              | 13, 0                                                                                     | 20, 20                                                                                    | 0/21 <sup>(3)</sup> , 21/17                                                               | 0/21 <sup>(3)</sup> , 21/21                                                               | 21, 21                                              | 20, 20                                                                                    |
| GPO Pins (PRU0, PRU1)                 | 16, 16                                              | 12, 0                                                                                     | 20, 20                                                                                    | 0/21 <sup>(3)</sup> , 21/17                                                               | 0/21 <sup>(3)</sup> , 21/21                                                               | 21, 21                                              | 20, 20                                                                                    |
| MPY/MAC                               | Y                                                   | Y                                                                                         | Y                                                                                         | Y                                                                                         | Y                                                                                         | Y                                                   | Y                                                                                         |
| Scratchpad                            | Y (3 banks)                                         | Y (3 banks)                                                                               | N                                                                                         | Y (3 banks)                                                                               | Y (3 banks)                                                                               | Y (3 banks)                                         | Y (3 banks)                                                                               |
| CRC16/32                              | 0                                                   | 2                                                                                         | 2                                                                                         | 2                                                                                         | 2                                                                                         | 2 <sup>(4)</sup>                                    | 2                                                                                         |
| INTC                                  | 1                                                   | 1                                                                                         | 1                                                                                         | 1                                                                                         | 1                                                                                         | 1                                                   | 1                                                                                         |
| Peripherals                           | Y                                                   | Y                                                                                         | Y                                                                                         | Y                                                                                         | Y                                                                                         | Y                                                   | Y                                                                                         |
| UART                                  | 1                                                   | 1                                                                                         | 1                                                                                         | 1 / not pinned out <sup>(5)</sup>                                                         | 1                                                                                         | 1                                                   | 1                                                                                         |
| eCAP                                  | 1                                                   | 1                                                                                         | not pinned out                                                                            | 1 / not pinned out <sup>(5)</sup>                                                         | 1                                                                                         | 1                                                   | 1                                                                                         |
| IEP                                   | 1                                                   | 1                                                                                         | not pinned out                                                                            | 1 / not pinned out <sup>(5)</sup>                                                         | 1                                                                                         | 1                                                   | 1                                                                                         |
| MII_RT                                | 2                                                   | 2                                                                                         | not pinned out                                                                            | 2                                                                                         | 2                                                                                         | 2                                                   | 2                                                                                         |
| MDIO                                  | 1                                                   | 1                                                                                         | not pinned out                                                                            | 1                                                                                         | 1                                                                                         | 1                                                   | 1                                                                                         |

- (1) The name PRU-ICSS and PRUSS are used interchangeably throughout the AM57xx and K2G documentation to describe the Programmable Real-Time Unit (PRU) and Industrial Communication Subsystem.
- (2) The default frequency for AM437x is 200 MHz. However, the max frequency 225 MHz is achievable through display PLL CLKOUT. For DSS limitations when configuring this PLL for frequencies >200 MHz, see the [AM437x Sitara Processors Technical Reference Manual](#).
- (3) AM571x and AM570x PRU-ICSS1 does not pin out the PRU0 core GPIs/GPOs. The other AM571x and AM570x PRU cores (PRU-ICSS1 PRU1, PRU-ICSS2 PRU0, PRU-ICSS2 PRU1) each pin out the number of GPIs/GPOs is listed in [Table 1](#).
- (4) AM572x SR1.1 does not have CRC16/32. Within the AM57x family, this feature is only available in AM572x SR2.0, AM571x, and AM570x.
- (5) AM570x PRU-ICSS2 does not pin out these submodules. However, they are pinned out on the other AM570x subsystem (PRU-ICSS1).

## **2 References**

[AM437x Sitara Processors Technical Reference Manual](#)

## IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2017, Texas Instruments Incorporated